Electronic Components Datasheet Search
  English  ▼

X  

AM1808AZCED3 Datasheet(PDF) 118 Page - Texas Instruments

Part # AM1808AZCED3
Description  AM1808 ARM Microprocessor
PDF  264 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM1808AZCED3 Datasheet(HTML) 118 Page - Texas Instruments

Back Button AM1808AZCED3 Datasheet HTML 114Page - Texas Instruments AM1808AZCED3 Datasheet HTML 115Page - Texas Instruments AM1808AZCED3 Datasheet HTML 116Page - Texas Instruments AM1808AZCED3 Datasheet HTML 117Page - Texas Instruments AM1808AZCED3 Datasheet HTML 118Page - Texas Instruments AM1808AZCED3 Datasheet HTML 119Page - Texas Instruments AM1808AZCED3 Datasheet HTML 120Page - Texas Instruments AM1808AZCED3 Datasheet HTML 121Page - Texas Instruments AM1808AZCED3 Datasheet HTML 122Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 118 / 264 page
background image
A1
A1
E0
T
E1
T
AM1808
SPRS653A – FEBRUARY 2010 – REVISED APRIL 2010
www.ti.com
Figure 6-22 shows the topology and routing for the DQS and DQ net class; the routes are point to point.
Skew matching across bytes is not needed nor recommended.
Figure 6-22. DQS and DQ Routing and Topology
Table 6-35. DQS and DQ Routing Specification
No.
Parameter
Min
Typ
Max
Unit
Notes
1
DQS E Skew Length Mismatch
25
Mils
2
Center to center DQS to other DDR2/mDDR trace
4w (1)
See Note (2)
spacing
3
DQS/D nominal trace length
DQLM-50
DQLM
DQLM+50
Mils
See Notes (3), (4)
4
D to DQS Skew Length Mismatch
100
Mils
See Note (4)
5
D to D Skew Length Mismatch
100
Mils
See Note (4)
6
Center to center D to other DDR2/mDDR trace
4w (1)
See Notes (2), (5)
spacing
7
Center to Center D to other D trace spacing
3w (1)
See Notes (6), (2)
8
DQ/DQS E Skew Length Mismatch
100
Mils
See Note (4)
(1)
w = PCB trace width as defined in Table 6-27 .
(2)
Center to center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing
congestion.
(3)
Series terminator, if used, should be located closest to DDR.
(4)
There is no need and it is not recommended to skew match across data bytes, i.e., from DQS0 and data byte 0 to DQS1 and data byte
1.
(5)
D's from other DQS domains are considered other DDR2/mDDR trace.
(6)
DQLM is the longest Manhattan distance of each of the DQS and D net class.
118
Peripheral Information and Electrical Specifications
Copyright © 2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): AM1808



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com