Electronic Components Datasheet Search
  English  ▼

X  

AM1808AZCED3 Datasheet(PDF) 178 Page - Texas Instruments

Part # AM1808AZCED3
Description  AM1808 ARM Microprocessor
PDF  264 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM1808AZCED3 Datasheet(HTML) 178 Page - Texas Instruments

Back Button AM1808AZCED3 Datasheet HTML 174Page - Texas Instruments AM1808AZCED3 Datasheet HTML 175Page - Texas Instruments AM1808AZCED3 Datasheet HTML 176Page - Texas Instruments AM1808AZCED3 Datasheet HTML 177Page - Texas Instruments AM1808AZCED3 Datasheet HTML 178Page - Texas Instruments AM1808AZCED3 Datasheet HTML 179Page - Texas Instruments AM1808AZCED3 Datasheet HTML 180Page - Texas Instruments AM1808AZCED3 Datasheet HTML 181Page - Texas Instruments AM1808AZCED3 Datasheet HTML 182Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 178 / 264 page
background image
3
2
Start
Bit
Data Bits
UART_TXDn
UART_RXDn
5
Data Bits
Bit
Start
4
AM1808
SPRS653A – FEBRUARY 2010 – REVISED APRIL 2010
www.ti.com
6.19.2 UART Electrical Data/Timing
Table 6-88. Timing Requirements for UART Receive(1) (see Figure 6-43)
1.3V, 1.2V, 1.1V, 1.0V
NO.
PARAMETER
UNIT
MIN
MAX
4
tw(URXDB)
Pulse duration, receive data bit (RXDn)
0.96U
1.05U
ns
5
tw(URXSB)
Pulse duration, receive start bit
0.96U
1.05U
ns
(1)
U = UART baud time = 1/programmed baud rate.
Table 6-89. Switching Characteristics Over Recommended Operating Conditions for UARTx Transmit(1)
(see Figure 6-43)
1.3V, 1.2V, 1.1V, 1.0V
NO.
PARAMETER
UNIT
MIN
MAX
1
f(baud)
Maximum programmable baud rate
D/E (2) (3)
MBaud (4)
2
tw(UTXDB)
Pulse duration, transmit data bit (TXDn)
U - 2
U + 2
ns
3
tw(UTXSB)
Pulse duration, transmit start bit
U - 2
U + 2
ns
(1)
U = UART baud time = 1/programmed baud rate.
(2)
D = UART input clock in MHz.
For UART0, the UART input clock is SYSCLK2.
For UART1 or UART2, the UART input clock is ASYNC3 (either PLL0_SYCLK2 or PLL1_SYSCLK2).
(3)
E = UART divisor x UART sampling rate. The UART divisor is set through the UART divisor latch registers (DLL and DLH). The UART
sampling rate is set through the over-sampling mode select bit (OSM_SEL) of the UART mode definition register (MDR).
(4)
Baud rate is not indicative of data rate. Actual data rate will be limited by system factors such as EDMA loading, EMIF/DDR loading,
system frequency, etc.
Figure 6-43. UART Transmit/Receive Timing
178
Peripheral Information and Electrical Specifications
Copyright © 2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): AM1808



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com