EP7311 datasheet(16/58 Pages) CIRRUS

16 / 58 page

©Copyright Cirrus Logic, Inc. 2005

DS506F1

EP7311

High-Performance, Low-Power System on Chip

SDRAM Interface

Figure 3 through Figure 6 define the timings associated with all phases of the SDRAM. The following table contains the values for

the timings of each of the SDRAM modes.

Parameter

Symbol

Min

Typ

Max

Unit

SDCLK rising edge to SDCS assert delay time

tCSa

024

SDCLK rising edge to SDCS deassert delay time

tCSd

− 3

SDCLK rising edge to SDRAS assert delay time

tRAa

137

SDCLK rising edge to SDRAS deassert delay time

tRAd

− 3

SDCLK rising edge to SDRAS invalid delay time

tRAnv

247

SDCLK rising edge to SDCAS assert delay time

tCAa

− 22

SDCLK rising edge to SDCAS deassert delay time

tCAd

− 50

SDCLK rising edge to ADDR transition time

tADv

− 31

SDCLK rising edge to ADDR invalid delay time

tADx

− 22

SDCLK rising edge to SDMWE assert delay time

tMWa

− 31

SDCLK rising edge to SDMWE deassert delay time

tMWd

− 40

DATA transition to SDCLK rising edge time

tDAs

SDCLK rising edge to DATA transition hold time

tDAh

SDCLK rising edge to DATA transition delay time

tDAd

EP7311 Datasheet(PDF) 16 Page - Cirrus Logic

EP7311 Datasheet(HTML) 16 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Download

Link URL