PCA9575 datasheet(12/38 Pages) NXP

12 / 38 page

PCA9575_3

Product data sheet

Rev. 03 — 9 November 2009

12 of 38

NXP Semiconductors

PCA9575

16-bit I2C-bus and SMBus, level translating, low voltage GPIO

7.6.4 Register 3 - Polarity inversion port 1 register

This register allows the user to invert the polarity of the Input port register data. If a bit in

this register is set (written with ‘1’), the corresponding Input port data is inverted. If a bit in

this register is cleared (written with a ‘0’), the Input port data polarity is retained.

7.6.5 Register 4 - Bus-hold/pull-up/pull-down enable 0 register

Bit 0 of this register allows the user to enable/disable the bus-hold feature for the I/O pins.

Setting the bit 0 to logic 1 enables bus-hold feature for the I/O bank 0. In this mode, the

pull-up/pull-downs will be disabled for I/O bank 0. Setting the bit 0 to logic 0 disables

bus-hold feature.

Bit 1 of this register allows the user to enable/disable pull-up/pull-downs on the I/O pins.

Setting the bit 1 to logic 1 enables selection of pull-up/pull-down using Register 6. Setting

the bit 1 to logic 0 disables pull-up/pull-downs on the I/O bank 0 pins and contents of

Table 7.

Legend: * default value.

Bit

Symbol

Access

Value

Description

N1.7

R/W

inverts polarity of Input port 1 register data

0 = Input port 1 register data retained (default value)

1 = Input port 1 register data inverted

N1.6

R/W

N1.5

R/W

N1.4

R/W

N1.3

R/W

N1.2

R/W

N1.1

R/W

N1.0

R/W

Table 8.

bit description

Legend: * default value.

Bit

Symbol

Access

Value

Description

E0.7

R/W

not used

E0.6

R/W

E0.5

R/W

E0.4

R/W

E0.3

R/W

E0.2

R/W

E0.1

R/W

allows the user to enable/disable pull-up/pull-downs on the

I/O bank 0 pins

0 = disables pull-up/pull-downs on the I/O bank 0 pins and

contents of Register 6 will have no effect on the I/O bank 0

(default value)

1 = enables selection of pull-up/pull-down using Register 6

E0.0

R/W

allows user to enable/disable the bus-hold feature for the

I/O bank 0 pins

0 = disables bus-hold feature (default value)

1 = enables bus-hold feature

PCA9575 Datasheet(PDF) 12 Page - NXP Semiconductors

PCA9575 Datasheet(HTML) 12 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

Datasheet Download

Link URL