PCF8531 datasheet(14/44 Pages) NXP

14 / 44 page

PCF8531_4

Product data sheet

Rev. 04 — 13 June 2008

14 of 44

NXP Semiconductors

PCF8531

34 x 128 pixel matrix driver

• Power save mode: 3.0 V to 9.0 V.

7.11 VLCD generator

The VLCD voltage generator contains a conﬁgurable 2 to 5 times voltage multiplier; this is

programmed by software.

7.12 Reset

The PCF8531 has the possibility of two reset modes: internal power-on reset or external

reset (RES). The reset mode is selected using the ENR signal. After a reset, the chip has

the following state:

• All row and column outputs are set to VSS (display off)

• RAM data is undeﬁned

• Power-down mode

7.13 Power-down

During power-down, all static currents are switched off (no internal oscillator, no timing

and no LCD segment drive system) and all LCD outputs are internally connected to VSS.

The I2C-bus function remains operational.

7.14 Column driver outputs

The LCD drive section includes 128 column outputs (C0 to C127) which must be

connected directly to the LCD. The column output signals are generated in accordance

with the multiplexed row signals and with the data in the display latch. When less than

128 columns are required, the unused column outputs must be left open-circuit.

7.15 Row driver outputs

The LCD drive section includes 34 row outputs (R0 to R33), which must be connected

directly to the LCD. The row output signals are generated in accordance with the selected

LCD drive mode. If less than 34 rows or lower multiplex rates are required, the unused

outputs must be left open-circuit. The row signals are interlaced i.e. the selection order is

R0, R2, ..., R1, R3, etc.

PCF8531 Datasheet(PDF) 14 Page - NXP Semiconductors