Electronic Components Datasheet Search
  English  ▼

X  

HT68F03 Datasheet(PDF) 100 Page - Holtek Semiconductor Inc

Part # HT68F03
Description  Small Package Enhanced Flash Type 8-Bit MCU with EEPROM
PDF  139 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HOLTEK [Holtek Semiconductor Inc]
Direct Link  http://www.holtek.com
Logo HOLTEK - Holtek Semiconductor Inc

HT68F03 Datasheet(HTML) 100 Page - Holtek Semiconductor Inc

Back Button HT68F03 Datasheet HTML 96Page - Holtek Semiconductor Inc HT68F03 Datasheet HTML 97Page - Holtek Semiconductor Inc HT68F03 Datasheet HTML 98Page - Holtek Semiconductor Inc HT68F03 Datasheet HTML 99Page - Holtek Semiconductor Inc HT68F03 Datasheet HTML 100Page - Holtek Semiconductor Inc HT68F03 Datasheet HTML 101Page - Holtek Semiconductor Inc HT68F03 Datasheet HTML 102Page - Holtek Semiconductor Inc HT68F03 Datasheet HTML 103Page - Holtek Semiconductor Inc HT68F03 Datasheet HTML 104Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 100 / 139 page
background image
HT66F03/HT66F04/HT68F03/HT68F04
Rev. 1.00
100
April 16, 2010
fSYS
A/D Clock Period (tADCK)
ADCK2,
ADCK1,
ADCK0
= 000
(fSYS)
ADCK2,
ADCK1,
ADCK0
= 001
(fSYS/2)
ADCK2,
ADCK1,
ADCK0
= 010
(fSYS/4)
ADCK2,
ADCK1,
ADCK0
=011
(fSYS/8)
ADCK2,
ADCK1,
ADCK0
= 100
(fSYS/16)
ADCK2,
ADCK1,
ADCK0
= 101
(fSYS/32)
ADCK2,
ADCK1,
ADCK0
=110
(fSYS/64)
ADCK2,
ADCK1,
ADCK0
= 111
1MHz
1
ms2ms4ms8ms16ms32ms64ms
Undefined
2MHz
500ns
1
ms2ms4ms8ms16ms32ms
Undefined
4MHz
250ns*
500ns
1
ms2ms4ms8ms16ms
Undefined
8MHz
125ns*
250ns*
500ns
1
ms2ms4ms8ms
Undefined
12MHz
83ns*
167ns*
333ns*
667ns
1.33
ms
2.67
ms
5.33
ms
Undefined
A/D Clock Period Examples
Controlling the power on/off function of the A/D con-
verter circuitry is implemented using the ADOFF bit in
the ADCR0 register. This bit must be zero to power on
the A/D converter. When the ADOFF bit is cleared to
zero to power on the A/D converter internal circuitry a
certain delay, as indicated in the timing diagram, must
be allowed before an A/D conversion is initiated. Even if
no pins are selected for use as A/D inputs by clearing
the ACE3~ACE0 bits in the ACERH registers, if the
ADOFF bit is zero then some power will still be con-
sumed. In power conscious applications it is therefore
recommended that the ADOFF is set high to reduce
power consumption when the A/D converter function is
not being used.
The reference voltage supply to the A/D Converter can
be supplied from either the positive power supply pin,
VDD, or from an external reference sources supplied on
pin VREF. The desired selection is made using the
VREFS bit. As the VREF pin is pin-shared with other
functions, when the VREFS bit is set high, the VREF pin
function will be selected and the other pin functions will
be disabled automatically.
A/D Input Pins
All of the A/D analog input pins are pin-shared with the
I/O pins on Port A as well as other functions. The ACE3~
ACE0 bits in the ACERL register, determine whether the
input pins are setup as A/D converter analog inputs or
whether they have other functions. If the ACE3~ACE0
bits for its corresponding pin is set high then the pin will
be setup to be an A/D converter input and the original
pin functions disabled. In this way, pins can be changed
under program control to change their function between
A/D inputs and other functions. All pull-high resistors,
which are setup through register programming, will be
automatically disconnected if the pins are setup as A/D
inputs. Note that it is not necessary to first setup the A/D
pin as an input in the PAC port control register to enable
the A/D input as when the ACE3~ACE0 bits enable an
A/D input, the status of the port control register will be
overridden.
The A/D converter has its own reference voltage pin,
VREF, however the reference voltage can also be sup-
plied from the power supply pin, a choice which is made
through the VREFS bit in the ADCR1 register. The ana-
log input values must not be allowed to exceed the value
of VREF.
Summary of A/D Conversion Steps
The following summarises the individual steps that
should be executed in order to implement an A/D con-
version process.
· Step 1
Select the required A/D conversion clock by correctly
programming bits ADCK2~ADCK0 in the ADCR1 reg-
ister.
· Step 2
Enable the A/D by clearing the ADOFF bit in the
ADCR0 register to zero.
· Step 3
Select which channel is to be connected to the internal
A/D converter by correctly programming the ACS4,
ACS1 and ACS0 bits which are also contained in the
ADCR1 and ADCR0 register.
· Step 4
Select which pins are to be used as A/D inputs and
configure them by correctly programming the
ACE3~ACE0 bits in the ACERH register.
P A 0 / A N 0
P A 3 / A N 3
1 . 2 5 V
V 1 2 5 E N
B u f f e r
P A 1 / V R E F
V D D
V R E F S
V R E F
1 2 - b i t A D C
B a n d g a p
R e f e r e n c e
V o l t a g e
I n p u t V o l t a g e
A C S 4 , A C S 1 ~ A C S 0
A/D Input Structure



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com