Electronic Components Datasheet Search
  English  ▼

X  

12F629 Datasheet(PDF) 105 Page - Microchip Technology

Part # 12F629
Description  8-Pin, Flash-Based 8-Bit CMOS Microcontrollers
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

12F629 Datasheet(HTML) 105 Page - Microchip Technology

Back Button 12F629 Datasheet HTML 101Page - Microchip Technology 12F629 Datasheet HTML 102Page - Microchip Technology 12F629 Datasheet HTML 103Page - Microchip Technology 12F629 Datasheet HTML 104Page - Microchip Technology 12F629 Datasheet HTML 105Page - Microchip Technology 12F629 Datasheet HTML 106Page - Microchip Technology 12F629 Datasheet HTML 107Page - Microchip Technology 12F629 Datasheet HTML 108Page - Microchip Technology 12F629 Datasheet HTML 109Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 105 / 136 page
background image
 2010 Microchip Technology Inc.
DS41190G-page 105
PIC12F629/675
FIGURE 12-11:
PIC12F675 A/D CONVERSION TIMING (SLEEP MODE)
TABLE 12-10: PIC12F675 A/D CONVERSION REQUIREMENTS (SLEEP MODE)
Param
No.
Sym
Characteristic
Min
Typ†
Max
Units
Conditions
130
TAD
A/D Clock Period
1.6
—
—
sVREF 3.0V
3.0*
—
—
sVREF full range
130
TAD
A/D Internal RC
Oscillator Period
3.0*
6.0
9.0*
s
ADCS<1:0> = 11 (RC mode)
At VDD = 2.5V
2.0*
4.0
6.0*
sAt VDD = 5.0V
131
TCNV
Conversion Time
(not including
Acquisition Time)(1)
—11
—
TAD
132
TACQ
Acquisition Time
(Note 2)
5*
11.5
—
—
—
s
s
The minimum time is the amplifier
settling time. This may be used if
the “new” input voltage has not
changed by more than 1 LSb (i.e.,
4.1 mV @ 4.096V) from the last
sampled voltage (as stored on
CHOLD).
134
TGO
Q4 to A/D Clock
Start
—TOSC/2 + TCY
—
—
If the A/D clock source is selected
as RC, a time of TCY is added
before the A/D clock starts. This
allows the SLEEP instruction to be
executed.
*
These parameters are characterized but not tested.
†
Data in “Typ” column is at 5.0V, 25
C unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note 1: ADRES register may be read on the following TCY cycle.
2: See Section 7.1 “A/D Configuration and Operation” for minimum conditions.
131
130
BSF ADCON0, GO
Q4
A/D CLK
A/D DATA
ADRES
ADIF
GO
SAMPLE
OLD_DATA
SAMPLING STOPPED
DONE
NEW_DATA
9
7
32
10
Note 1: If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the
SLEEP
instruction to be executed.
134
6
8
132
1 TCY
(TOSC/2 + TCY)(1)
1 TCY



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com