56F8023 datasheet(73/157 Pages) FREESCALE

73 / 157 page

56F8033/56F8023 Data Sheet, Rev. 6

Freescale Semiconductor

5.6.14.1

Reserved—Bits 15–5

This bit field is reserved. Each bit must be set to 0.

5.6.14.2

Fast Interrupt 1 Vector Address High (FIVAH1)—Bits 4–0

The upper five bits of the vector address used for Fast Interrupt 1. This register is combined with FIVAL1

to form the 21-bit vector address for Fast Interrupt 1 defined in the FIM1 register.

5.6.15

IRQ Pending Register 0 (IRQP0)

Figure 5-17 IRQ Pending Register 0 (IRQP0)

5.6.15.1

IRQ Pending (PENDING)—Bits 16–2

These register bit values represent the pending IRQs for interrupt vector numbers 2 through 16. Ascending

IRQ numbers correspond to ascending bit locations.

•

0 = IRQ pending for this vector number

•

1 = No IRQ pending for this vector number

5.6.15.2

Reserved—Bit 0

This bit field is reserved. It must be set to 1.

5.6.16

IRQ Pending Register 1 (IRQP1)

Figure 5-18 IRQ Pending Register 1 (IRQP1)

Base + $E

Read

PENDING[16:2]

Write

RESET

11111

1111111

1111

Base + $F

Read

PENDING[32:17]

Write

RESET

11111

1111111

1111

56F8023 Datasheet(PDF) 73 Page - Freescale Semiconductor, Inc

56F8023 Datasheet(HTML) 73 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL