Electronic Components Datasheet Search
  English  ▼

X  

56F8023 Datasheet(PDF) 89 Page - Freescale Semiconductor, Inc

Part # 56F8023
Description  16-bit Digital Signal Controllers
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

56F8023 Datasheet(HTML) 89 Page - Freescale Semiconductor, Inc

Back Button 56F8023 Datasheet HTML 85Page - Freescale Semiconductor, Inc 56F8023 Datasheet HTML 86Page - Freescale Semiconductor, Inc 56F8023 Datasheet HTML 87Page - Freescale Semiconductor, Inc 56F8023 Datasheet HTML 88Page - Freescale Semiconductor, Inc 56F8023 Datasheet HTML 89Page - Freescale Semiconductor, Inc 56F8023 Datasheet HTML 90Page - Freescale Semiconductor, Inc 56F8023 Datasheet HTML 91Page - Freescale Semiconductor, Inc 56F8023 Datasheet HTML 92Page - Freescale Semiconductor, Inc 56F8023 Datasheet HTML 93Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 157 page
background image
Register Descriptions
56F8033/56F8023 Data Sheet, Rev. 6
Freescale Semiconductor
89
6.3.11.2
Comparator A Clock Stop Disable (CMPA_SD)—Bit 14
•
0 = The clock is disabled during Stop mode
•
1 = The clock is enabled during Stop mode if the clock to this peripheral is enabled in the SIM_PCE0
register
6.3.11.3
Digital-to-Analog Converter 0 Clock Stop Disable (DAC1_SD)—Bit 13
•
0 = The clock is disabled during Stop mode
•
1 = The clock is enabled during Stop mode if the clock to this peripheral is enabled in the SIM_PCE0
register
6.3.11.4
Digital-to-Analog Converter 0 Clock Stop Disable (DAC0_SD)—Bit 12
•
0 = The clock is disabled during Stop mode
•
1 = The clock is enabled during Stop mode if the clock to this peripheral is enabled in the SIM_PCE0
register
6.3.11.5
Reserved—Bit 11
This bit field is reserved. It must be set to 0.
6.3.11.6
Analog-to-Digital Converter Clock Stop Disable (ADC_SD)—Bit 10
•
0 = The clock is disabled during Stop mode
•
1 = The clock is enabled during Stop mode if the clock to this peripheral is enabled in the SIM_PCE0
register
6.3.11.7
Reserved—Bits 9–7
This bit field is reserved. Each bit must be set to 0.
6.3.11.8
Inter-Integrated Circuit Clock Stop Disable (I2C_SD)—Bit 6
•
0 = The clock is disabled during Stop mode
•
1 = The clock is enabled during Stop mode if the clock to this peripheral is enabled in the SIM_PCE0
register
6.3.11.9
Reserved—Bit 5
This bit field is reserved. It must be set to 0.
6.3.11.10 QSCI0 Clock Stop Disable (QSCI0_SD)—Bit 4
•
0 = The clock is disabled during Stop mode
•
1 = The clock is enabled during Stop mode if the clock to this peripheral is enabled in the SIM_PCE0
register
6.3.11.11 Reserved—Bit 3
This bit field is reserved. It must be set to 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com