Electronic Components Datasheet Search
  English  ▼

X  

LM26480 Datasheet(PDF) 18 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor. Click here to check the latest version.
Part # LM26480
Description  Externally Programmable Dual High-Current Step-Down DC/DC and Dual Linear Regulators
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM26480 Datasheet(HTML) 18 Page - National Semiconductor (TI)

Back Button LM26480 Datasheet HTML 14Page - National Semiconductor (TI) LM26480 Datasheet HTML 15Page - National Semiconductor (TI) LM26480 Datasheet HTML 16Page - National Semiconductor (TI) LM26480 Datasheet HTML 17Page - National Semiconductor (TI) LM26480 Datasheet HTML 18Page - National Semiconductor (TI) LM26480 Datasheet HTML 19Page - National Semiconductor (TI) LM26480 Datasheet HTML 20Page - National Semiconductor (TI) LM26480 Datasheet HTML 21Page - National Semiconductor (TI) LM26480 Datasheet HTML 22Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 30 page
background image
Faults Occurring in Counter Delay After Startup
30040407
The above timing diagram details the Power Good with delay
with respect to the enable signals EN1, and EN2. The RDY1,
RDY2 are internal signals derived from the output of two com-
parators. Each comparator has been trimmed as follows:
Comparator Level
Buck Supply Level
HIGH
Greater than 91%
LOW
Less than 82%
The circuits for EN1 and RDY1 are symmetrical to EN2 and
RDY2, so each reference to EN1 and RDY1 will also work for
EN2 and RDY2 and vice versa.
If EN1 and RDY1 signals are High at time t1, then the RDY1
signal rising edge triggers the programmable delay counter
(50
μs, 50 ms, 100 ms, 200 ms). This delay forces nPOR LOW
between time interval t1 and t2. NPOR is then pulled high after
the programmable delay is completed. Now if EN2 and RDY2
are initiated during this interval the nPOR signal ignores this
event.
If either RDY1or RDY2 were to go LOW at t3 then the pro-
grammable delay is triggered again.
www.national.com
18



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com