Electronic Components Datasheet Search
  English  ▼

X  

SA9110A Datasheet(PDF) 11 Page - Sames

Part # SA9110A
Description  MONOCHIP THREE PHASE BIDIRECTIONAL
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SAMES [Sames]
Direct Link  http://www.sames.co.za
Logo SAMES - Sames

SA9110A Datasheet(HTML) 11 Page - Sames

Back Button SA9110A Datasheet HTML 7Page - Sames SA9110A Datasheet HTML 8Page - Sames SA9110A Datasheet HTML 9Page - Sames SA9110A Datasheet HTML 10Page - Sames SA9110A Datasheet HTML 11Page - Sames SA9110A Datasheet HTML 12Page - Sames SA9110A Datasheet HTML 13Page - Sames SA9110A Datasheet HTML 14Page - Sames SA9110A Datasheet HTML 15Page - Sames Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 18 page
background image
SA9110A
sames
11/18
Word
Bit
Function
Description
number number
5
27..0
Register 'Total'
Registers 1, 2, 3 and 4 are added and stored in the
register 'Total'
6
31..16
ROM
Don't care
6
15..0
Manufacturers
16 bits are available for the manufacturer of the
Identification
metering system as a system identification
7
31..28
ROM
Don't care
7
27..0
System
28 bits are available for the manufacturer of the
Identification
metering system as a system identification
8
31..0
ROM
Don't care
9
31
Programmed slope
Programmed slope select bit must be set if the
select
default slope in ROM is not used
9
30..25
ROM
Don't care
9
24-22
SAMES defined
Bits must be set to 0 for correct functionality
register
9
21
Sign of offset
By setting the sign bit a negative value is indicated
9
20..14
Offset
Offset of the device in binary
9
13
Sign of slope
By setting the sign bit a negative value is indicated
9
12..0
Slope
Slope of the device in binary. (default = 11389)
10
31..0
ROM
Don't care
The first bit of the programming data is written to word number 1, bit 31. The last
bit is written to word number 10, bit 0.
Programming procedure:
The PGM pin is pulled low and the PCLK pin should be clocked with an external
clock. The programming data on the PDTA pin must be stable during the rising edge
of the clock signal on PCLK.
The clock signal on PCLK should not exceed 200 kHz and does not have to be
synchronised with the oscillator frequency (FOSC).
Programming mode is interrupted if PGM goes high.
PDTA
BIT-N0
WORD-NO
DR-00957
29
1
31
30
11
1
28
27
1
PCLK
PGM
0
10
24
1
1
1
26
25
23
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com