Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

R28 Datasheet(PDF) 379 Page - Renesas Technology Corp

Part # R28
Description  RENESAS 16-BIT SINGLE-CHIP MCU R8C FAMILY / R8C/2x SERIES
PDF  473 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R28 Datasheet(HTML) 379 Page - Renesas Technology Corp

Back Button R28 Datasheet HTML 375Page - Renesas Technology Corp R28 Datasheet HTML 376Page - Renesas Technology Corp R28 Datasheet HTML 377Page - Renesas Technology Corp R28 Datasheet HTML 378Page - Renesas Technology Corp R28 Datasheet HTML 379Page - Renesas Technology Corp R28 Datasheet HTML 380Page - Renesas Technology Corp R28 Datasheet HTML 381Page - Renesas Technology Corp R28 Datasheet HTML 382Page - Renesas Technology Corp R28 Datasheet HTML 383Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 379 / 473 page
background image
R8C/28 Group, R8C/29 Group
19. Flash Memory
Rev.2.10
Sep 26, 2008
Page 360 of 441
REJ09B0279-0210
19.4.4
Status Registers
The status register indicates the operating status of the flash memory and whether an erase or program operation
has completed normally or in error. Status of the status register can be read by bits FMR00, FMR06, and
FMR07 in the FMR0 register.
Table 19.5 lists the Status Register Bits.
In EW0 mode, the status register can be read in the following cases:
• When a given address in the user ROM area is read after writing the read status register command
• When a given address in the user ROM area is read after executing program or block erase command but
before executing the read array command.
19.4.4.1
Sequencer Status (Bits SR7 and FMR00)
The sequencer status bits indicate the operating status of the flash memory. SR7 is set to 0 (busy) during auto-
programming and auto-erasure, and is set to 1 (ready) at the same time the operation completes.
19.4.4.2
Erase Status (Bits SR5 and FMR07)
Refer to 19.4.5 Full Status Check.
19.4.4.3
Program Status (Bits SR4 and FMR06)
Refer to 19.4.5 Full Status Check.
D0 to D7: Indicate the data bus which is read when the read status register command is executed.
Bits FMR07 (SR5) to FMR06 (SR4) are set to 0 by executing the clear status register command.
When the FMR07 bit (SR5) or FMR06 bit (SR4) is set to 1, the program and block erase commands cannot
be accepted.
Table 19.5
Status Register Bits
Status Register Bit
FMR0 Register
Bit
Status Name
Description
Value After
Reset
01
SR0 (D0)
−
Reserved
−−
−
SR1 (D1)
−
Reserved
−−
−
SR2 (D2)
−
Reserved
−−
−
SR3 (D3)
−
Reserved
−−
−
SR4 (D4)
FMR06
Program status Completed
normally
Error
0
SR5 (D5)
FMR07
Erase status
Completed
normally
Error
0
SR6 (D6)
−
Reserved
−−
−
SR7 (D7)
FMR00
Sequencer
status
Busy
Ready
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com