| Electronic Components Datasheet Search |
|
R28 Datasheet(PDF) 326 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R28 Datasheet(HTML) 326 Page - Renesas Technology Corp |
|
326 / 473 page ![]() R8C/28 Group, R8C/29 Group 16. Clock Synchronous Serial Interface Rev.2.10 Sep 26, 2008 Page 307 of 441 REJ09B0279-0210 16.3.6 Bit Synchronization Circuit When setting the I2C bus interface to master mode, the high-level period may become shorter in the following two cases: • If the SCL signal is driven L level by a slave device • If the rise speed of the SCL signal is reduced by a load (load capacity or pull-up resistor) on the SCL line. Therefore, the SCL signal is monitored and communication is synchronized bit by bit. Figure 16.44 shows the Timing of Bit Synchronization Circuit and Table 16.8 lists the Time between Changing SCL Signal from “L” Output to High-Impedance and Monitoring of SCL Signal. Figure 16.44 Timing of Bit Synchronization Circuit 1Tcyc = 1/f1(s) Table 16.8 Time between Changing SCL Signal from “L” Output to High-Impedance and Monitoring of SCL Signal ICCR1 Register Time for Monitoring SCL CKS3 CKS2 0 0 7.5Tcyc 1 19.5Tcyc 10 17.5Tcyc 1 41.5Tcyc VIH Reference clock of SCL monitor timing SCL Internal SCL |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |