Electronic Components Datasheet Search
  English  ▼

X  

R28 Datasheet(PDF) 328 Page - Renesas Technology Corp

Part # R28
Description  RENESAS 16-BIT SINGLE-CHIP MCU R8C FAMILY / R8C/2x SERIES
PDF  473 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R28 Datasheet(HTML) 328 Page - Renesas Technology Corp

Back Button R28 Datasheet HTML 324Page - Renesas Technology Corp R28 Datasheet HTML 325Page - Renesas Technology Corp R28 Datasheet HTML 326Page - Renesas Technology Corp R28 Datasheet HTML 327Page - Renesas Technology Corp R28 Datasheet HTML 328Page - Renesas Technology Corp R28 Datasheet HTML 329Page - Renesas Technology Corp R28 Datasheet HTML 330Page - Renesas Technology Corp R28 Datasheet HTML 331Page - Renesas Technology Corp R28 Datasheet HTML 332Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 328 / 473 page
background image
R8C/28 Group, R8C/29 Group
16. Clock Synchronous Serial Interface
Rev.2.10
Sep 26, 2008
Page 309 of 441
REJ09B0279-0210
Figure 16.46
Example of Register Setting in Master Receive Mode (I2C bus Interface Mode)
End
RDRF = 1 ?
Master receive mode
No
Yes
(1) Set the TEND bit to 0 and set to master receive mode.
Set the TDRE bit to 0(1,2)
(2) Set the ACKBT bit to the transmit device(1)
(3) Dummy read the ICDRR register(1)
(4) Wait for 1 byte to be received
(5) Judge (last receive - 1)
(6) Read the receive data
(7) Set the ACKBT bit of the last byte and set to disable
continuous receive operation (RCVD = 1)(2)
(8) Read the receive data of (last byte - 1)
(9) Wait until the last byte is received
(10) Set the STOP bit to 0
(11) Generate the stop condition
(12) Wait until the stop condition is generated
(13) Read the receive data of the last byte
(14) Set the RCVD bit to 0
(15) Set to slave receive mode
ICCR1 register
TRS bit
← 0
Dummy read in ICDRR register
Read RDRF bit in ICSR register
Last receive
- 1 ?
ICSR register
TEND bit
← 0
ICSR register
STOP bit
← 0
ICCR2 register
SCP bit
← 0
BBSY bit
← 0
Read STOP bit in ICSR register
STOP = 1 ?
ICSR register
TDRE bit
← 0
No
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(12)
(10)
(13)
(14)
(11)
(9)
(15)
ICIER register
ACKBT bit
← 0
No
Yes
Read ICDRR register
ICIER register
ACKBT bit
← 1
ICCR1 register
RCVD bit
← 1
Read ICDRR register
Read RDRF bit in ICSR register
RDRF = 1 ?
Read ICDRR register
ICCR1 register
RCVD bit
← 0
ICCR1 register
MST bit
← 0
No
Yes
Yes
NOTES:
1. Do not generate the interrupt while processing steps (1) to (3).
2. When receiving 1 byte, skip steps (2) to (6) after (1) and jump to process of step (7).
Processing step (8) is dummy read of the ICDRR register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com