R8CL3AB datasheet(31/89 Pages) RENESAS

31 / 89 page

2. Central Processing Unit (CPU)

REJ03B0243-0030 Rev.0.30

Jan 21, 2009

Page 29 of 76

R8C/L35A Group, R8C/L36A Group, R8C/L38A Group, R8C/L3AA Group,

R8C/L35B Group, R8C/L36B Group, R8C/L38B Group, R8C/L3AB Group

Under development Preliminary specification

Specifications in this manual are tentative and subject to change.

Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a

Figure 2.1

CPU Registers

b31

b15

b8b7

Data registers (1)

Address registers (1)

R0H (high-order of R0)

INTBH

b15

b19

INTBL

Frame base register (1)

The 4 high-order bits of INTB are INTBH and

the 16 low-order bits of INTB are INTBL.

Interrupt table register

b19

USP

Program counter

ISP

User stack pointer

Interrupt stack pointer

Static base register

FLG

Flag register

Carry flag

Debug flag

Zero flag

Sign flag

Overflow flag

Interrupt enable flag

Stack pointer select flag

Reserved bit

Processor interrupt priority level

Reserved bit

IPL

b15

Note:

1. These registers configure a register bank.

There are two sets of register banks.

R1H (high-order of R1)

R0L (low-order of R0)

R1L (low-order of R1)

R8CL3AB Datasheet(PDF) 31 Page - Renesas Technology Corp

R8CL3AB Datasheet(HTML) 31 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

Datasheet Download

Link URL