Electronic Components Datasheet Search
  English  ▼

X  

TLE5011 Datasheet(PDF) 23 Page - Infineon Technologies AG

Part # TLE5011
Description  GMR Angle Sensor
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

TLE5011 Datasheet(HTML) 23 Page - Infineon Technologies AG

Back Button TLE5011 Datasheet HTML 19Page - Infineon Technologies AG TLE5011 Datasheet HTML 20Page - Infineon Technologies AG TLE5011 Datasheet HTML 21Page - Infineon Technologies AG TLE5011 Datasheet HTML 22Page - Infineon Technologies AG TLE5011 Datasheet HTML 23Page - Infineon Technologies AG TLE5011 Datasheet HTML 24Page - Infineon Technologies AG TLE5011 Datasheet HTML 25Page - Infineon Technologies AG TLE5011 Datasheet HTML 26Page - Infineon Technologies AG TLE5011 Datasheet HTML 27Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 43 page
background image
TLE5011
Specification
Final Data Sheet
23
V1.1, 2010-05
DATA Write Time ( t
DATW )
During this time, the TLE5011 changes the data line, so the data are invalid. The DATA Write Time values are
defined without a pull-up resistor.
Pull-up Time Value ( t
PU )
The value in Table 11 “SSC Timing Specification” on Page 23 is estimated at 60 ns.
Figure 12
SSC Interface Timing Details - Worst-Case Specified Timing
Note: The read window includes the sampling of the data bit. For SSC_FILT = 1, the 2-of-3 selection is already
considered. Only the two last data values need to be equal. For SSC_FILT = 0, only one sample point is
selected.
Table 11
SSC Timing Specification
Note: Timing must be calculated according to Table 10 “CLK Timing Specification” on Page 21
Parameter
Symbol
Limit Values
Unit
Notes
min.
typ.
max.
SSC Baud Rate
fSSC
-
2.0
2.1
1)
1) f
CLK/2, synchronized to fCLK if fCLK = fCLK(max)
Mbit / s
CS Setup Time
tCSs
3*t
DIG+10
-
-
ns
CS Hold Time
tCSh
5*t
DIG+10
-
-
ns
CS
off
tCSoff
10*t
DIG
-
-
ns
SSC inactive time
SCK High
tSCKh
5*t
DIG
-
-
ns
SCK Low
tSCKl
5*t
DIG
-
-
ns
DATA Read Time
(Data Valid Time)
tDATr
6*t
DIG-10
-
7*t
DIG+10
ns
SSC_FILT = 0
5*t
DIG-10
-
7*t
DIG+10
SSC_FILT = 1
DATA Write Time
(Data Valid Time)
2)
2) t
PU is the time generated by the pull-up resistor
tDATw
6*t
DIG+25
-
7*t
DIG+50 + tPU ns
DATA slope
tDATs
-
20
30
3)
3) Not tested
ns
Falling edge
4)
4) Internal slope control of falling edge for data bit transition from V
H to VL.
SCK
SSC_FILT=0
SCK
SSC_FILT=1
Wr
tDATw MIN
tDATw MAX
tPU
Wr
tDATw MIN
t
DATw MAX
tPU
Earliest sample timepoint
Rd
tDATr MIN
tDATr MAX
Rd
tDATr MIN
tDATr MAX
Earliest sample timepoint of
second sample from 2 of 3 filter
t
SCKh
t
SCKl MIN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com