Electronic Components Datasheet Search
  English  ▼

X  

AD6641 Datasheet(PDF) 21 Page - Analog Devices

Part # AD6641
Description  250 MHz Bandwidth DPD Observation Receiver
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD6641 Datasheet(HTML) 21 Page - Analog Devices

Back Button AD6641 Datasheet HTML 17Page - Analog Devices AD6641 Datasheet HTML 18Page - Analog Devices AD6641 Datasheet HTML 19Page - Analog Devices AD6641 Datasheet HTML 20Page - Analog Devices AD6641 Datasheet HTML 21Page - Analog Devices AD6641 Datasheet HTML 22Page - Analog Devices AD6641 Datasheet HTML 23Page - Analog Devices AD6641 Datasheet HTML 24Page - Analog Devices AD6641 Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 28 page
background image
AD6641
Rev. 0 | Page 21 of 28
Addr.
(Hex)
Parameter Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
(Hex)
Default
Notes/
Comments
0x15
OUTPUT_ADJUST
[7:4] = 0000
LVDS
course
adjust:
0 =
3.5 mA
(default)
1 =
2.0 mA
LVDS fine adjust:
001 = 3.50 mA
010 = 3.25 mA
011 = 3.00 mA
100 = 2.75 mA
101 = 2.50 mA
110 = 2.25 mA
111 = 2.00 mA
0x00
0x16
OUTPUT_PHASE
Output
clock
polarity:
1 =
inverted
0 =
normal
(default)
[6:0] = 0000000
0x03
0x17
OUTPUT_DELAY
0
0
0
0
Output clock delay:
0000 = 0
0001 = −1/10
0010 = −2/10
0011 = −3/10
0100 = reserved
0101 = +5/10
0110 = +4/10
0111 = +3/10
1000 = +2/10
1001 = +1/10
0
Shown as
fractional
value of
sampling
clock period
that is
subtracted or
added to
initial tSKEW,
see
Figure 3).
0x18
Input range
VREF select:
00 = internal VREF
(20 kΩ pull-down)
01 = import VREF
(0.59 V to 0.80 V on
VREF pin)
10 = export VREF
11= not used
0
Input voltage range setting (V):
11100 = 1.60
11101 = 1.58
11110 = 1.55
11111 = 1.52
00000 = 1.50
00001 = 1.47
00010 = 1.44
00011 = 1.42
00100 = 1.39
00101 = 1.36
00110 = 1.34
00111 = 1.31
01000 = 1.28
01001 = 1.26
01010 = 1.23
01011= 1.20
01100 = 1.18
0
0x19
USER_PATT1_LSB
[7:0]
0
User Defined
Pattern 1 LSB.
0x1A
USER_PATT1_MSB
[7:0]
0
User Defined
Pattern 1 MSB.
0x1B
USER_PATT2_LSB
[7:0]
0
User Defined
Pattern 2 LSB.
0x1C
USER_PATT2_MSB
[7:0]
0
User Defined
Pattern 2 MSB.
Digital Controls
0x101
Fill control register
Reserved
Fill
input
pin
disable
Reserved
LIFO
mode
FIFO fill mode:
00 = single
01 = continuous
1x = reserved
Reserved
Standby
after fill
0
0x102
FIFO Config
[7:4] = reserved
Dump
reset
Fill reset
Dump
Fill
0
0x104
Fill count
[7:0]
0x7F
Number of
words to use
for fill or
dump.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com