AD6649EBZ datasheet(9/40 Pages) AD

9 / 40 page

AD6649

Rev. 0 | Page 9 of 40

TIMING SPECIFICATIONS

Table 5.

Parameter

Conditions

Min

Typ

Max

Unit

SYNC TIMING REQUIREMENTS

tSSYNC

SYNC to the rising edge of CLK setup time

0.3

tHSYNC

SYNC to the rising edge of CLK hold time

0.4

SPI TIMING REQUIREMENTS

tDS

Setup time between the data and the rising edge of SCLK

tDH

Hold time between the data and the rising edge of SCLK

tCLK

Period of the SCLK

Setup time between CSB and SCLK

Hold time between CSB and SCLK

tHIGH

Minimum period that SCLK should be in a logic high state

tLOW

Minimum period that SCLK should be in a logic low state

tEN_SDIO

Time required for the SDIO pin to switch from an input to an output

relative to the SCLK falling edge

tDIS_SDIO

Time required for the SDIO pin to switch from an output to an input

relative to the SCLK rising edge

Timing Diagrams

CLK+

CLK–

DCO+

DCO–

CHA3

CHB3

CHA4

CHB4

CHA5

D0+ TO D13+

D0– TO D13–

tCH

tCLK

tDCO

tPD

tSKEW

CHA1

CHB1

CHA0

CHB0

CHA2

CHB2

CHB5

CHA6

CHB6

Figure 2. Interleaved LVDS Mode Data Output Timing

tSSYNC

tHSYNC

SYNC

CLK+

Figure 3. SYNC Timing Inputs

AD6649EBZ Datasheet(PDF) 9 Page - Analog Devices

AD6649EBZ Datasheet(HTML) 9 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datasheet Download

Link URL