Electronic Components Datasheet Search
  English  ▼

X  

AD6649EBZ Datasheet(PDF) 23 Page - Analog Devices

Part # AD6649EBZ
Description  IF Diversity Receiver IF sampling frequencies to 400 MHz
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD6649EBZ Datasheet(HTML) 23 Page - Analog Devices

Back Button AD6649EBZ Datasheet HTML 19Page - Analog Devices AD6649EBZ Datasheet HTML 20Page - Analog Devices AD6649EBZ Datasheet HTML 21Page - Analog Devices AD6649EBZ Datasheet HTML 22Page - Analog Devices AD6649EBZ Datasheet HTML 23Page - Analog Devices AD6649EBZ Datasheet HTML 24Page - Analog Devices AD6649EBZ Datasheet HTML 25Page - Analog Devices AD6649EBZ Datasheet HTML 26Page - Analog Devices AD6649EBZ Datasheet HTML 27Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 40 page
background image
AD6649
Rev. 0 | Page 23 of 40
NUMERICALLY CONTROLLED OSCILLATOR (NCO)
FREQUENCY TRANSLATION
This processing stage comprises a digital tuner consisting of
a 32-bit complex numerically controlled oscillator (NCO). The
NCO is always enabled. This NCO block accepts a real input
from the ADC stage and outputs a frequency translated
complex (I and Q) output.
The NCO frequency is programmed in Register 0x52 through
Register 0x55. These four 8-bit registers make up a 32-bit
unsigned frequency programming word. Frequencies between
−CLK/2 and +CLK/2 are represented using the following
frequency words:
•
0x80000000 represents a frequency given by −CLK/2.
•
0x00000000 represents dc (frequency = 0 Hz).
•
0x7FFFFFFF represents CLK/2 − CLK/232.
Use the following equation to calculate the NCO frequency:
CLK
CLK
f
f
f
Mod
NCO_FREQ
)
,
(
2
32
×
=
where:
NCO_FREQ is a 32-bit twos complement number representing
the NCO frequency register.
f is the desired carrier frequency in hertz.
fCLK is the AD6649 ADC clock rate in hertz.
NCO SYNCHRONIZATION
The AD6649 NCOs within a single part or across multiple parts
can be synchronized using the external SYNC input. Bit 0 and
Bit 1 of Register 0x58 allow the NCO to be resynchronized on
every SYNC signal or only on the first SYNC signal after the
register is written. A valid SYNC causes the NCO to restart at
the programmed phase offset value.
NCO AMPLITUDE AND PHASE DITHER
The NCO block contains amplitude and phase dither to improve
the spurious performance. Amplitude dither improves perfor-
mance by randomizing the amplitude quantization errors within
the angular-to-Cartesian conversion of the NCO. This option
reduces spurs at the expense of a slightly raised noise floor. With
amplitude dither enabled, the NCO has an SNR of greater than
93 dB and an SFDR of greater than 115 dB. With amplitude dither
disabled, the SNR is increased to greater than 96 dB at the cost
of SFDR performance, which is reduced to 100 dB. The NCO
amplitude and phase dither are recommended and can be enabled
by setting Bit 1 and Bit 2 in Register 0x51.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com