Electronic Components Datasheet Search
  English  ▼

X  

STM32F407IG Datasheet(PDF) 64 Page - STMicroelectronics

Part # STM32F407IG
Description  USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F407IG Datasheet(HTML) 64 Page - STMicroelectronics

Back Button STM32F407IG Datasheet HTML 60Page - STMicroelectronics STM32F407IG Datasheet HTML 61Page - STMicroelectronics STM32F407IG Datasheet HTML 62Page - STMicroelectronics STM32F407IG Datasheet HTML 63Page - STMicroelectronics STM32F407IG Datasheet HTML 64Page - STMicroelectronics STM32F407IG Datasheet HTML 65Page - STMicroelectronics STM32F407IG Datasheet HTML 66Page - STMicroelectronics STM32F407IG Datasheet HTML 67Page - STMicroelectronics STM32F407IG Datasheet HTML 68Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 154 page
background image
Electrical characteristics
STM32F405xx, STM32F407xx
64/154
Doc ID 022152 Rev 1
from 90 to 120 MHz, 4 wait states from 120 to 150 MHz, and 5 wait states from 150 to
168 MHz,).
●
When the peripherals are enabled HCLK is the system clock, fPCLK1 = fHCLK/4, and
fPCLK2 = fHCLK/2, except is explicitly mentioned.
●
The maximum values are obtained for VDD = 3.6 V and maximum ambient temperature
(TA), and the typical values for TA= 25 °C and VDD = 3.3 V unless otherwise specified.
Table 16.
Typical and maximum current consumption in Run mode, code with data processing
running from Flash memory (ART accelerator disabled)(1)
Symbol
Parameter
Conditions
fHCLK
Typ
Max(2)
Unit
TA = 25 °C TA = 85 °C TA = 105 °C
IDD
Supply current
in Run mode
External clock(3), all
peripherals enabled(4)
168 MHz
93.1
TBD
TBD
mA
144 MHz
76.2
TBD
TBD
120 MHz
66.5
TBD
TBD
90 MHz
53
TBD
TBD
60 MHz
36.7
TBD
TBD
30 MHz
20.1
TBD
TBD
25 MHz
15.5
TBD
TBD
16 MHz(5)
11
TBD
TBD
8 MHz
6.4
TBD
TBD
4 MHz
4
TBD
TBD
2 MHz
2.8
TBD
TBD
External clock(4), all
peripherals disabled
168 MHz
46.4
TBD
TBD
144 MHz
40.3
TBD
TBD
120 MHz
36.6
TBD
TBD
90 MHz
30
TBD
TBD
60 MHz
21.5
TBD
TBD
30 MHz
12.2
TBD
TBD
25 MHz
9.7
TBD
TBD
16 MHz(5)
7.1
TBD
TBD
8 MHz
4.4
TBD
TBD
4 MHz
3
TBD
TBD
2 MHz
2.3
TBD
TBD
1.
TBD stands for “to be defined”.
2.
Based on characterization, tested in production at VDD max and fHCLK max with peripherals enabled.
3.
External clock is 4 MHz and PLL is on when fHCLK > 25 MHz.
4.
When the ADC is on (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC for
the analog part.
5.
In this case HCLK = system clock/2.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com