LPC1786 datasheet(89/120 Pages) NXP

89 / 120 page

LPC178X_7X

All information provided in this document is subject to legal disclaimers.

Preliminary data sheet

Rev. 4 — 1 May 2012

89 of 120

NXP Semiconductors

LPC178x/7x

32-bit ARM Cortex-M3 microcontroller

[1]

Tcy(clk) = (SSPCLKDIV  (1 + SCR)  CPSDVSR) / fmain. 4The clock cycle time derived from the SPI bit rate

Tcy(clk) is a function of the main clock frequency fmain, the SSP peripheral clock divider (SSPCLKDIV), the

SSP SCR parameter (specified in the SSP0CR0 register), and the SSP CPSDVSR parameter (specified in

the SSP clock prescale register).

[2]

Tamb = 40 C to 85 C; VDD(3V3) = 3.0 V to 3.6 V.

[3]

Tcy(clk) = 12  Tcy(PCLK).

[4]

Tamb = 25 C; VDD(3V3) = 3.3 V.

SSP slave

Tcy(PCLK)

PCLK cycle time

Tcy(clk)

clock cycle time

[3]

120

tDS

data set-up time

in SPI mode

[3][4]

14.8

tDH

data hold time

in SPI mode

[3][4]

tv(Q)

data output valid time in SPI mode

[3][4]

-6.3

th(Q)

data output hold time in SPI mode

[3][4]

2.4

Fig 22. SSP master timing in SPI mode

Table 24.

Dynamic characteristics: SSP pins in SPI mode

CL =10 pF, Tamb = 40 C to 85 C, VDD(3V3) = 3.0 V to 3.6 V. Values guaranteed by design.

Symbol

Parameter

Conditions

Min

Max

Unit

SCK (CPOL = 0)

MOSI

MISO

Tcy(clk)

tclk(H)

tclk(L)

tDS

tDH

tv(Q)

DATA VALID

th(Q)

SCK (CPOL = 1)

DATA VALID

MOSI

MISO

tDS

tDH

DATA VALID

th(Q)

DATA VALID

tv(Q)

CPHA = 1

CPHA = 0

002aae829

LPC1786 Datasheet(PDF) 89 Page - NXP Semiconductors

LPC1786 Datasheet(HTML) 89 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL