Electronic Components Datasheet Search
  English  ▼

X  

RT8167A Datasheet(PDF) 33 Page - Richtek Technology Corporation

Part # RT8167A
Description  Dual Single-Phase PWM Controller for CPU Core/GFX Power Supply
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RICHTEK [Richtek Technology Corporation]
Direct Link  http://www.richtek.com
Logo RICHTEK - Richtek Technology Corporation

RT8167A Datasheet(HTML) 33 Page - Richtek Technology Corporation

Back Button RT8167A Datasheet HTML 29Page - Richtek Technology Corporation RT8167A Datasheet HTML 30Page - Richtek Technology Corporation RT8167A Datasheet HTML 31Page - Richtek Technology Corporation RT8167A Datasheet HTML 32Page - Richtek Technology Corporation RT8167A Datasheet HTML 33Page - Richtek Technology Corporation RT8167A Datasheet HTML 34Page - Richtek Technology Corporation RT8167A Datasheet HTML 35Page - Richtek Technology Corporation RT8167A Datasheet HTML 36Page - Richtek Technology Corporation RT8167A Datasheet HTML 37Page - Richtek Technology Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 40 page
background image
RT8167A
33
DS8167A-00
January 2012
www.richtek.com
©
Copyright
2012 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
Loop Compensation
Optimized compensation of the CORE VR allows for best
possible load step response of the regulator's output. A
type-I compensator with one pole and one zero is adequate
for a proper compensation. Figure 10 shows the
compensation circuit. It was previously mentioned that to
determine the resistive feedback components of error
amplifier gain, C1 and C2 must be calculated for the
compensation. The target is to achieve constant resistive
output impedance over the widest possible frequency
range.
The pole frequency of the compensator must be set to
compensate the output capacitor ESR zero :
where C is the capacitance of the output capacitor and RC
is the ESR of the output capacitor. C2 can be calculated
as follows :
The zero of compensator has to be placed at half of the
switching frequency to filter the switching-related noise.
Such that,
TON Setting
High frequency operation optimizes the application by
trading off efficiency due to higher switching losses with
smaller component size. This may be acceptable in ultra-
portable devices where the load currents are lower and
the controller is powered from a lower voltage supply. Low
frequency operation offers the best overall efficiency at
SENSE, HOT
NTC, HOT
NTC, COLD
SENSE, COLD
SENSE, HOT
SENSE, COLD
R1b
R
(R1a // R
) (R1a // R
)
R
R
1
R
=
×−
⎛⎞
−
⎜⎟
⎝⎠
(8)
P
C
1
f
2C R
=
×π × ×
(9)
C
CR
C2
R2
×
=
(10)
(11)
()
NTC, 25 C
SW
1
C1
R1b R1a // R
f
°
=
+× π ×
Since the DCR of inductor is temperature dependent, it
affects the output accuracy in high temperature conditions.
Temperature compensation is recommended for the
lossless inductor DCR current sense method. Figure 10
shows a simple but effective way of compensating the
temperature variations of the sense resistor using an NTC
thermistor placed in the feedback path.
Figure 10. Loop Setting with Temperature Compensation
Usually, R1a is set to equal RNTC (25
°C), while R1b is
selected to linearize the NTC's temperature characteristic.
For a given NTC, the design would be to obtain R1b and
R2 and then C1 and C2. According to (2), to compensate
the temperature variations of the sense resistor, the error
amplifier gain (AV) should have the same temperature
coefficient with RSENSE. Hence
From (2), we can have Av at any temperature (T) as
The standard formula for the resistance of NTC thermistor
as a function of temperature is given by :
where RNTC, 25 is the thermistor's nominal resistance at
room temperature,
β (beta) is the thermistor's material
constant in Kelvins, and T is the thermistor's actual
temperature in Celsius.
The DCR value at different temperatures can be calculated
using the equation below :
DCRT = DCR25 x [1+0.00393 x (T-25)]
(6)
where 0.00393 is the temperature coefficient of copper.
For a given NTC thermistor, solving (4) at room temperature
(25
°C) yields
V, HOT
SENSE, HOT
V, COLD
SENSE, COLD
AR
AR
=
(3)
V, T
NTC, T
R2
A
R1a / /R
R1b
=
+
(4)
(
) ( )
{
}
11
T+273
298
NTC, T
NTC, 25
RR
e
⎡⎤
β−
⎢⎥
⎣⎦
=
(5)
VCC_SENSE
-
+
VSS_SENSE
FBx
RGNDx
COMPx
C2
C1
R2
R1b
EA
R1a
NTC
VREFx
R2 = AV, 25 x (R1b + R1a // RNTC, 25)
(7)
where AV, 25°C is the error amplifier gain at room temperature
obtained from (2). R1b can be obtained by substituting
(7) to (3),



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com