| Electronic Components Datasheet Search |
|
ADF4110 Datasheet(PDF) 19 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADF4110 Datasheet(HTML) 19 Page - Analog Devices |
|
19 / 24 page ![]() REV. 0 ADF4110/ADF4111/ADF4112/ADF4113 –19– APPLICATIONS SECTION Local Oscillator for GSM Base Station Transmitter The following diagram shows the ADF4111/ADF4112/ADF4113 being used with a VCO to produce the LO for a GSM base station transmitter. The reference input signal is applied to the circuit at FREFIN and, in this case, is terminated in 50 Ω. Typical GSM system would have a 13 MHz TCXO driving the Reference Input without any 50 Ω termination. In order to have a channel spacing of 200 kHz (the GSM standard), the reference input must be divided by 65, using the on-chip reference divider of the ADF4111/ADF4112/ADF4113. The charge pump output of the ADF4111/ADF4112/ADF4113 (Pin 2) drives the loop filter. In calculating the loop filter com- ponent values, a number of items need to be considered. In this example, the loop filter was designed so that the overall phase margin for the system would be 45 degrees. Other PLL system specifications are: VDD VP AVDD DVDD ADF4111 ADF4112 ADF4113 VP 1nF 4.7k 5.6k 620pF 3.3k 8.2nF VCO190-902T VCC C B P 18 100pF 100pF 18 18 RFOUT 715 16 2 14 6 5 8 FREFIN 1000pF 1000pF 51 REFIN MUXOUT LOCK DETECT 51 100pF 349 100pF RFINA RFINB CE CLK DATA LE DECOUPLING CAPACITORS ON AVDD, DVDD, VP OF THE ADF411X AND ON THE POSITIVE SUPPLY OF THE VCO190-902T HAVE BEEN OMITTED FROM THE DIAGRAM TO AID CLARITY. RSET CP 1 Figure 29. Local Oscillator for GSM Base Station KD = 5 mA KV = 12 MHz/V Loop Bandwidth = 20 kHz FREF = 200 kHz N = 4500 Extra Reference Spur Attenuation = 10 dB All of these specifications are needed and used to come up with the loop filter components values shown in Figure 29. The loop filter output drives the VCO, which, in turn, is fed back to the RF input of the PLL synthesizer and also drives the RF Output terminal. A T-circuit configuration provides 50 Ω matching between the VCO output, the RF output and the RFIN terminal of the synthesizer. In a PLL system, it is important to know when the system is in lock. In Figure 29, this is accomplished by using the MUXOUT signal from the synthesizer. The MUXOUT pin can be pro- grammed to monitor various internal signals in the synthesizer. One of these is the LD or lock-detect signal. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |