Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ADV7195KST Datasheet(PDF) 13 Page - Analog Devices

Part # ADV7195KST
Description  Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs and 10-Bit Data Input
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADV7195KST Datasheet(HTML) 13 Page - Analog Devices

Back Button ADV7195KST Datasheet HTML 9Page - Analog Devices ADV7195KST Datasheet HTML 10Page - Analog Devices ADV7195KST Datasheet HTML 11Page - Analog Devices ADV7195KST Datasheet HTML 12Page - Analog Devices ADV7195KST Datasheet HTML 13Page - Analog Devices ADV7195KST Datasheet HTML 14Page - Analog Devices ADV7195KST Datasheet HTML 15Page - Analog Devices ADV7195KST Datasheet HTML 16Page - Analog Devices ADV7195KST Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 36 page
background image
REV. A
ADV7195
–13–
REGISTER ACCESSES
The MPU can write to or read from all of the registers of the
ADV7195 except the Subaddress Registers, which are write-only
registers. The Subaddress Register determines which register the
next read or write operation accesses.
All communications with the part through the bus begin with an
access to the Subaddress Register. A read/write operation is
performed from/to the target address which then increments to
the next address until a Stop command on the bus is performed.
REGISTER PROGRAMMING
The following section describes the functionality of each regis-
ter. All registers can be read from as well as written to unless
otherwise stated.
Subaddress Register (SR7–SR0)
The Communications Register is an 8-bit write-only register.
After the part has been accessed over the bus and a read/
write operation is selected, the subaddress is set up. The Sub-
address Register determines to/from which register the
operation takes place.
Figure 14 shows the various operations under the control of the
Subaddress Register. “0” should always be written to SR7.
Register Select (SR6–SR0)
These bits are set up to point to the required starting address.
ADDRESS
SR6
SR5
SR4
SR3
SR2
SR1
SR0
00h
0
0
0
0
0
0
0
MODE REGISTER 0
01h
0
0
0
0
0
0
1
MODE REGISTER 1
02h
0
0
0
0
0
1
0
MODE REGISTER 2
03h
0
0
0
0
0
1
1
MODE REGISTER 3
04h
0
0
0
0
1
0
0
MODE REGISTER 4
05h
0
0
0
0
1
0
1
MODE REGISTER 5
06h
0
0
0
0
1
1
0
COLOR Y
07h
0
0
0
0
1
1
1
COLOR CR
08h
0
0
0
1
0
0
0
COLOR CB
09h
0
0
0
1
0
0
1
MODE REGISTER 6
0Ah
0
0
0
1
0
1
0
RESERVED
0Bh
0
0
0
1
0
1
1
RESERVED
0Ch
0
0
0
1
1
0
0
RESERVED
0Dh
0
0
0
1
1
0
1
RESERVED
0Eh
0
0
0
1
1
1
0
RESERVED
0Fh
0
0
0
1
1
1
1
RESERVED
10h
0
0
1
0
0
0
0
FILTER GAIN
11h
0
0
1
0
0
0
1
CGMS DATA REGISTER 0
12h
0
0
1
0
0
1
0
CGMS DATA REGISTER 1
13h
0
0
1
0
0
1
1
CGMS DATA REGISTER 2
14h
0
0
1
0
1
0
0
GAMMA CORRECTION REGISTER 0
15h
0
0
1
0
1
0
1
GAMMA CORRECTION REGISTER 1
16h
0
0
1
0
1
1
0
GAMMA CORRECTION REGISTER 2
17h
0
0
1
0
1
1
1
GAMMA CORRECTION REGISTER 3
18h
0
0
1
1
0
0
0
GAMMA CORRECTION REGISTER 4
19h
0
0
1
1
0
0
1
GAMMA CORRECTION REGISTER 5
1Ah
0
0
1
1
0
1
0
GAMMA CORRECTION REGISTER 6
1Bh
0
0
1
1
0
1
1
GAMMA CORRECTION REGISTER 7
1Ch
0
0
1
1
1
0
0
GAMMA CORRECTION REGISTER 8
1Dh
0
0
1
1
1
0
1
GAMMA CORRECTION REGISTER 9
1Eh
0
0
1
1
1
1
0
GAMMA CORRECTION REGISTER 10
1Fh
0
0
1
1
1
1
1
GAMMA CORRECTION REGISTER 11
20h
0
1
0
0
0
0
0
GAMMA CORRECTION REGISTER 12
21h
0
1
0
0
0
0
1
GAMMA CORRECTION REGISTER 13
22h
0
1
0
0
0
1
0
ADAPTIVE FILTER GAIN 1
23h
0
1
0
0
0
1
1
ADAPTIVE FILTER GAIN 2
24h
0
1
0
0
1
0
0
ADAPTIVE FILTER GAIN 3
25h
0
1
0
0
1
0
1
ADAPTIVE FILTER THRESHOLD A
26h
0
1
0
0
1
1
0
ADAPTIVE FILTER THRESHOLD B
27h
0
1
0
0
1
1
1
ADAPTIVE FILTER THRESHOLD C
ADV7195 SUBADDRESS REGISTER
SR7
SR6
SR5
SR4
SR3
SR2
SR1
SR0
SR7
ZERO SHOULD
BE WRITTEN
HERE
Figure 14. Subaddress Registers in Progressive Scan Mode
ADDRESS
SR6
SR5
SR4
SR3
SR2
SR1
SR0
00h
0
0
0
0
0
0
0
MODE REGISTER 0
01h
0
0
0
0
0
0
1
MODE REGISTER 1
02h
0
0
0
0
0
1
0
MODE REGISTER 2
03h
0
0
0
0
0
1
1
MODE REGISTER 3
04h
0
0
0
0
1
0
0
MODE REGISTER 4
05h
0
0
0
0
1
0
1
MODE REGISTER 5
06h
0
0
0
0
1
1
0
COLOR Y
07h
0
0
0
0
1
1
1
COLOR CR
08h
0
0
0
1
0
0
0
COLOR CB
ADV7195 SUBADDRESS REGISTER
SR7
SR6
SR5
SR4
SR3
SR2
SR1
SR0
SR7
ZERO SHOULD
BE WRITTEN
HERE
Figure 15. Subaddress Registers in HDTV Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com