4TPC150M datasheet(28/40 Pages) TI

28 / 40 page

0.7V

TPS704xxPWP

(FixedOutputOption)

22 F

0.22 F

250kW

47 F

EN1

EN2

>2V

<0.7V

>2V

<0.7V

EN2

EN1

IN2

IN1

OUT2

SENSE2

PG2

RESET

SENSE1

OUT1

RESET

PG2

OUT2

OUT1

95%

EN2

EN1

OUT1

OUT2

PG2

PG1

RESET

NOTES:A.t :TimeatwhichV

isgreaterthanV

and

islogichigh.

B.Thetimingdiagramisnotdrawntoscale.

UVLO

120ms

TPS70445, TPS70448

TPS70451, TPS70458

TPS70402

SLVS307F – SEPTEMBER 2000 – REVISED APRIL 2010

www.ti.com

Application condition: VIN1 and VIN2 are tied to the

same fixed input voltage greater than VUVLO. MR is

initially logic high but is eventually toggled.

EN1 and EN2 are initially high; therefore, both

regulators are off, and PG1 and PG2 are at logic low.

Since VIN1 is greater than VUVLO and MR is at logic

high, RESET is also at logic high. When EN2 is taken

to logic low, VOUT2 turns on. Later, when EN1 is taken

to logic low, VOUT1 turns on. When VOUT2 reaches

95% of its regulated output voltage, PG2 goes to

logic high. When VOUT1 reaches 95% of its regulated

output voltage, PG1 goes to logic high. When MR is

taken to logic low, RESET is taken low. When MR

returns to logic high, RESET returns to logic high

after a 120-ms delay.

Figure 39. Timing When MR is Toggled

Submit Documentation Feedback

4TPC150M Datasheet(PDF) 28 Page - Texas Instruments

4TPC150M Datasheet(HTML) 28 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datasheet Download

Link URL