LPC81XM_13 datasheet(47/71 Pages) NXP

47 / 71 page

LPC81xM

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 29 July 2013

47 of 71

NXP Semiconductors

LPC81xM

32-bit ARM Cortex-M0+ microcontroller

12.4 I/O pins

[1]

Applies to standard port pins and RESET pin.

12.5 I2C-bus

[1]

See the I2C-bus specification UM10204 for details.

[2]

Parameters are valid over operating temperature range unless otherwise specified.

Table 15.

Dynamic characteristics: I/O pins[1]

Tamb = 40 C to +105 C; 3.0 V  VDD  3.6 V.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

rise time

pin configured as output

3.0

5.0

fall time

pin configured as output

2.5

5.0

Table 16.

Dynamic characteristic: I2C-bus pins[1]

Tamb = 40 C to +105 C.[2]

Symbol

Parameter

Conditions

Min

Max

Unit

fSCL

SCL clock

frequency

Standard-mode

100

kHz

Fast-mode

400

kHz

Fast-mode Plus; on

pins PIO0_10 and

PIO0_11

MHz

fall time

[4][5][6][7]

of both SDA and

SCL signals

Standard-mode

300

Fast-mode

20 + 0.1

 C

300

Fast-mode Plus;

on pins PIO0_10

and PIO0_11

120

tLOW

LOW period of

the SCL clock

Standard-mode

4.7

s

Fast-mode

1.3

s

Fast-mode Plus; on

pins PIO0_10 and

PIO0_11

0.5

s

tHIGH

HIGH period of

the SCL clock

Standard-mode

4.0

s

Fast-mode

0.6

s

Fast-mode Plus; on

pins PIO0_10 and

PIO0_11

0.26

s

tHD;DAT

data hold time

[3][4][8]

Standard-mode

s

Fast-mode

s

Fast-mode Plus; on

pins PIO0_10 and

PIO0_11

s

tSU;DAT

data set-up

time

[9][10]

Standard-mode

250

Fast-mode

100

Fast-mode Plus; on

pins PIO0_10 and

PIO0_11

LPC81XM Datasheet(PDF) 47 Page - NXP Semiconductors

LPC81XM Datasheet(HTML) 47 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Download

Link URL