Electronic Components Datasheet Search
  English  ▼

X  

AD5272 Datasheet(PDF) 24 Page - Analog Devices

Part # AD5272
Description  1024-/256-Position, 1% Resistor Tolerance Error, I2C Interface and 50-TP Memory Digital Rheostat
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5272 Datasheet(HTML) 24 Page - Analog Devices

Back Button AD5272 Datasheet HTML 20Page - Analog Devices AD5272 Datasheet HTML 21Page - Analog Devices AD5272 Datasheet HTML 22Page - Analog Devices AD5272 Datasheet HTML 23Page - Analog Devices AD5272 Datasheet HTML 24Page - Analog Devices AD5272 Datasheet HTML 25Page - Analog Devices AD5272 Datasheet HTML 26Page - Analog Devices AD5272 Datasheet HTML 27Page - Analog Devices AD5272 Datasheet HTML 28Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 24 / 28 page
background image
AD5272/AD5274
Data Sheet
Rev. D | Page 24 of 28
EXT_CAP CAPACITOR
A 1 μF capacitor to VSS must be connected to the EXT_CAP pin
(see Figure 47) on power-up and throughout the operation of
the AD5272/AD5274.
AD5272/
AD5274
50_OTP
MEMORY
BLOCK
EXT_CAP
C1
1µF
VSS
VSS
Figure 47. EXT_CAP Hardware Setup
TERMINAL VOLTAGE OPERATING RANGE
The positive VDD and negative VSS power supplies of the
AD5272/AD5274 define the boundary conditions for proper
2-terminal digital resistor operation. Supply signals present on
Terminal A and Terminal W that exceed VDD or VSS are clamped
by the internal forward-biased diodes (see Figure 48).
VSS
VDD
A
W
Figure 48. Maximum Terminal Voltages Set by VDD and VSS
The ground pins of the AD5272/AD5274 devices are primarily
used as digital ground references. To minimize the digital
ground bounce, join the AD5272/AD5274 ground terminal
remotely to the common ground. The digital input control
signals to the AD5272/AD5274 must be referenced to the
device ground pin (GND) and satisfy the logic level defined in
the Specifications section. An internal level shift circuit ensures
that the common-mode voltage range of the three terminals
extends from VSS to VDD, regardless of the digital input level.
POWER-UP SEQUENCE
Because there are diodes to limit the voltage compliance at
Terminal A and Terminal W (see Figure 48), it is important to
power VDD/VSS first before applying any voltage to Terminal A
and Terminal W; otherwise, the diode is forward-biased such
that VDD/VSS are powered unintentionally. The ideal power-up
sequence is VSS, GND, VDD, digital inputs, VA, and VW. The
order of powering VA, VW, and digital inputs is not important
as long as they are powered after VDD/VSS.
As soon as VDD is powered, the power-on preset activates, which
first sets the RDAC to midscale and then restores the last
programmed 50-TP value to the RDAC register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com