Electronic Components Datasheet Search
  English  ▼

X  

EP3C5 Datasheet(PDF) 78 Page - Altera Corporation

Part # EP3C5
Description  Cyclone III Device Handbook
PDF  274 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP3C5 Datasheet(HTML) 78 Page - Altera Corporation

Back Button EP3C5 Datasheet HTML 74Page - Altera Corporation EP3C5 Datasheet HTML 75Page - Altera Corporation EP3C5 Datasheet HTML 76Page - Altera Corporation EP3C5 Datasheet HTML 77Page - Altera Corporation EP3C5 Datasheet HTML 78Page - Altera Corporation EP3C5 Datasheet HTML 79Page - Altera Corporation EP3C5 Datasheet HTML 80Page - Altera Corporation EP3C5 Datasheet HTML 81Page - Altera Corporation EP3C5 Datasheet HTML 82Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 274 page
background image
5–18
Chapter 5: Clock Networks and PLLs in the Cyclone III Device Family
Hardware Features
Cyclone III Device Handbook
July 2012
Altera Corporation
Volume 1
If you use the SignalTap® II tool to probe the locked signal before the D flip-flop, the
locked
signal goes low only when areset is deasserted. If the areset signal is not
enabled, the extra logic is not implemented in the ALTPLL megafunction.
f For more information about the PLL control signals, refer to the Phase-Locked Loop
(ALTPLL) Megafunction User Guide.
Clock Switchover
The clock switchover feature allows the PLL to switch between two reference input
clocks. Use this feature for clock redundancy or for a dual-clock domain application,
such as a system that turns on the redundant clock if the previous clock stops running.
Your design can automatically perform clock switchover when the clock is no longer
toggling, or based on the user control signal, clkswitch.
Automatic Clock Switchover
Cyclone III device family PLLs support a fully configurable clock switchover
capability.
When the current reference clock is not present, the clock-sense block automatically
switches to the backup clock for PLL reference. The clock switchover circuit also sends
out three status signals—clkbad[0], clkbad[1], and activeclock—from the PLL to
implement a custom switchover circuit. You can select a clock source at the backup
clock by connecting it to the inclk1 port of the PLL in your design.
Figure 5–14 shows the block diagram of the switchover circuit built into the PLL.
Figure 5–14. Automatic Clock Switchover Circuit
Switchover
State
Machine
Clock
Sense
n Counter
PFD
clkswitch
(provides manual
switchover support)
Activeclock
clkbad1
clkbad0
muxout
inclk0
inclk1
refclk
fbclk
clksw



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com