Electronic Components Datasheet Search
  English  ▼

X  

EP3C5 Datasheet(PDF) 45 Page - Altera Corporation

Part # EP3C5
Description  Cyclone III Device Handbook
PDF  274 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP3C5 Datasheet(HTML) 45 Page - Altera Corporation

Back Button EP3C5 Datasheet HTML 41Page - Altera Corporation EP3C5 Datasheet HTML 42Page - Altera Corporation EP3C5 Datasheet HTML 43Page - Altera Corporation EP3C5 Datasheet HTML 44Page - Altera Corporation EP3C5 Datasheet HTML 45Page - Altera Corporation EP3C5 Datasheet HTML 46Page - Altera Corporation EP3C5 Datasheet HTML 47Page - Altera Corporation EP3C5 Datasheet HTML 48Page - Altera Corporation EP3C5 Datasheet HTML 49Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 274 page
background image
Chapter 3: Memory Blocks in the Cyclone III Device Family
3–11
Memory Modes
December 2011
Altera Corporation
Cyclone III Device Handbook
Volume 1
True Dual-Port Mode
True dual-port mode supports any combination of two-port operations: two reads,
two writes, or one read and one write, at two different clock frequencies. Figure 3–11
shows the Cyclone III device family true dual-port memory configuration.
1 The widest bit configuration of the M9K blocks in true dual-port mode is 512 × 16-bit
(18-bit with parity).
Table 3–4 lists the possible M9K block mixed-port width configurations.
In true dual-port mode, M9K memory blocks support separate wren and rden signals.
You can save power by keeping the rden signal low (inactive) when not reading.
Read-during-write operations to the same address can either output “New Data” at
that location or “Old Data”. To choose the desired behavior, set the Read-During-
Write
option to either New Data or Old Data in the RAM MegaWizard Plug-In
Manager in the Quartus II software. For more information about this behavior, refer to
“Read-During-Write Operations” on page 3–15.
Figure 3–11. Cyclone III Device Family True Dual-Port Memory (1)
Note to Figure 3–11:
(1) True dual-port memory supports input or output clock mode in addition to the independent clock mode shown.
data_a[]
address_a[]
wren_a
byteena_a[]
addressstall_a
clock_a
clocken_a
rden_a
aclr_a
q_a[]
data_b[]
address_b[]
wren_b
byteena_b[]
addressstall_b
clock_b
clocken_b
rden_b
aclr_b
q_b[]
Table 3–4. Cyclone III Device Family M9K Block Mixed-Width Configurations (True Dual-Port
Mode)
Read Port
Write Port
8192
× 1
4096
× 2
2048
× 4
1024
× 8
512
× 16
1024
× 9
512
× 18
8192
× 1
vv
vv
v
——
4096
× 2
vv
vv
v
——
2048
× 4
vv
vv
v
——
1024
× 8
vv
vv
v
——
512
× 16
vv
vv
v
——
1024
× 9—
—
—
—
—
vv
512
× 18
—
—
—
—
—
vv



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com