 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MCP25020I/P Datasheet(PDF) 46 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP25020I/P Datasheet(HTML) 46 Page - Microchip Technology |
|
|
46 / 66 page  MCP2502X/5X DS21664D-page 46 © 2007 Microchip Technology Inc. REGISTER 7-9: A/D OM RESULT REGISTER (AN10L) TABLE 7-2: REGISTERS ASSOCIATED WITH THE A/D MODULE R-x R-x U-x U-x R-x R-x U-x U-x AN1R.1 AN1R.0 — — AN0R.1 AN0R.0 — — bit 7 bit 0 bit 7-6 AN1R.1:AN1R.0: A/D Channel 1, bits 1:0 results bit 5-4 Unimplemented: Reads as ‘0’ bit 3-2 AN0R.1:AN0R.0: A/D Channel 0, bits 1:0 results bit 1-0 Unimplemented: Reads as ‘0’ Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ - n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown Addr Name bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 Value on POR Value on RST 1Eh GPPIN GP7 GP6 GP5 GP4 GP3 GP2 GP1 GP0 0000 0000 0000 0000 34h GPDDR * — DDR6 DDR5 DDR4 DDR3 DDR2 DDR1 DDR0 -111 1111 -111 1111 00h IOINTEN GP7TXC GP6TXC GP5TXC GP4TXC GP3TXC GP2TXC GP1TXC GP0TXC 0000 0000 0000 0000 01h IOINTPO GP7POL GP6POL GP5POL GP4POL GP3POL GP2POL GP1POL GP0POL 0000 0000 0000 0000 0Eh ADCON0 ADON T0PS2 T0PS1 T0PS0 GO/DONE — CHS1 CHS0 0000 0-00 0000 0-00 0Fh ADCON1 ADCS1 ADCS0 VCFG1 VCFG0 PCFG3 PCFG2 PCFG1 PCFG0 0000 0000 0000 0000 2Ch ADCMP3 AN3CM AN3CMP. AN3CMP. AN3CMP. AN3CMP.5 AN3CMP.4 AN3CMP. AN3CMP2 xxxx xxxx uuuu uuuu 2Dh ADCMP3 AN3CM AN3CMP. — —Reserved ADPOL xx-- ---- uu-- ---- 2Eh ADCMP2 AN2CM AN2CMP. AN2CMP. AN2CMP. AN2CMP.5 AN2CMP.4 AN2CMP. AN2CMP2 xxxx xxxx uuuu uuuu 2Fh ADCMP2 AN2CM AN2CMP. — —Reserved ADPOL xx-- ---- uu-- ---- 30h ADCMP1 AN1CM AN1CMP. AN1CMP. AN1CMP. AN1CMP.5 AN1CMP.4 AN1CMP. AN1CMP2 xxxx xxxx uuuu uuuu 31h ADCMP1 AN1CM AN1CMP. — —Reserved ADPOL xx-- ---- uu-- ---- 32h ADCMP0 AN0CM AN0CMP. AN0CMP. AN0CMP. AN0CMP.5 AN0CMP.4 AN0CMP. AN0CMP2 xxxx xxxx uuuu uuuu 33h ADCMP0 AN0CM AN0CMP. — — Reserved — xx-- ---- uu-- ---- 10h STCON STEM STMS STBF1 STBF0 STM3 STM2 STM1 STM0 0xxx xxxx 0uuu uuuu * The GPDDR register controls the direction of the GPIO pins, even when they are being used as analog inputs. The user must ensure that the bits in the GPDDR register are maintained set (input) when using them as analog inputs . |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
