Electronic Components Datasheet Search
  English  ▼

X  

AS3661 Datasheet(PDF) 54 Page - ams AG

Part # AS3661
Description  Programmable 9-channel LED Dr iver
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS3661 Datasheet(HTML) 54 Page - ams AG

Back Button AS3661 Datasheet HTML 50Page - ams AG AS3661 Datasheet HTML 51Page - ams AG AS3661 Datasheet HTML 52Page - ams AG AS3661 Datasheet HTML 53Page - ams AG AS3661 Datasheet HTML 54Page - ams AG AS3661 Datasheet HTML 55Page - ams AG AS3661 Datasheet HTML 56Page - ams AG AS3661 Datasheet HTML 57Page - ams AG AS3661 Datasheet HTML 58Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 87 page
background image
www.austriamicrosystems.com
Revision 1.3
53 - 85
AS3661
Datasheet
5
STARTUP_BUSY
0
R
A status bit which indicates that the device is running the
internal start-up sequence. Please note that STARTUP_BUSY
bit is always “1” when CHIP_EN bit is “0”. Please refer to
section 8.5 for detailed startup mode description.
0: internal start-up sequence completed.
1: internal start-up sequence running.
4
ENGINE_BUSY
0
R
A status bit which indicates that a program execution engine is
clearing internal registers. Serial bus master should not write
or read program memory, or registers 0x00, 0x37 to 0x39 or
0x4C to 0x4E, when this bit is set to "1".
0: engine ready.
1: at least one of the engines is clearing internal registers.
3
EXT_CLK_USED
0
R
This bit is high when external clock signal on CLK pin is
detected. CLK_DET_EN bit high in address 36 enables the
clock detection.
0: external clock not detected.
1: external clock detected.
2
ENG1_INT
0
R
This is the interrupt status bit for program execution engine 1.
The bit is set by END or INT instruction. Reading the interrupt
bit clears the interrupt.
0: interrupt unset/cleared.
1: interrupt set.
1
ENG2_INT
0
R
This is the interrupt status bit for program execution engine 2.
The bit is set by END or INT instruction. Reading the interrupt
bit clears the interrupt.
0: interrupt unset/cleared.
1: interrupt set.
0
ENG3_INT
0
R
This is the interrupt status bit for program execution engine 3.
The bit is set by END or INT instruction. Reading the interrupt
bit clears the interrupt.
0: interrupt unset/cleared.
1: interrupt set.
Table 45. STATUS / INTERRUPT Register
Register: 0x3A
STATUS / INTERRUPT
Bit
Bit Name
Default
Access
Bit Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com