Electronic Components Datasheet Search
  English  ▼

X  

DOC7707 Datasheet(PDF) 203 Page - List of Unclassifed Manufacturers

Part # DOC7707
Description  Microcontroller with 8/16K Bytes of ISP Flash and USB Controller
PDF  307 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC1 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC1 - List of Unclassifed Manufacturers

DOC7707 Datasheet(HTML) 203 Page - List of Unclassifed Manufacturers

Back Button DOC7707 Datasheet HTML 199Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 200Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 201Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 202Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 203Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 204Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 205Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 206Page - List of Unclassifed Manufacturers DOC7707 Datasheet HTML 207Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 203 / 307 page
background image
203
7707F–AVR–11/10
AT90USB82/162
20.13.1.1
“Manual” mode
Each time the current bank is full, the RXOUTI and the FIFOCON bits are set. This triggers an
interrupt if the RXOUTE bit is set. The firmware can acknowledge the USB interrupt by clearing
the RXOUTI bit. The Firmware read the data and clear the FIFOCON bit in order to free the cur-
rent bank. If the OUT Endpoint is composed of multiple banks, clearing the FIFOCON bit will
switch to the next bank. The RXOUTI and FIFOCON bits are then updated by hardware in accor-
dance with the status of the new bank.
RXOUTI shall always be cleared before clearing FIFOCON.
The RWAL bit always reflects the state of the current bank. This bit is set if the firmware can
read data from the bank, and cleared by hardware when the bank is empty.
20.13.2
Detailed description
The data are read by the CPU, following the next flow:
• When the bank is filled by the host, an endpoint interrupt (EPINTx) is triggered, if enabled
(RXOUTE set) and RXOUTI is set. The CPU can also poll RXOUTI or FIFOCON, depending
on the software architecture,
• The CPU acknowledges the interrupt by clearing RXOUTI,
• The CPU can read the number of byte (N) in the current bank (N=BYCT),
• The CPU can read the data from the current bank (“N” read of UEDATX),
OUT
DATA
(to bank 0)
ACK
RXOUTI
FIFOCON
HW
OUT
DATA
(to bank 0)
ACK
HW
SW
SW
SW
Example with 1 OUT data bank
read data from CPU
BANK 0
OUT
DATA
(to bank 0)
ACK
RXOUTI
FIFOCON
HW
OUT
DATA
(to bank 1)
ACK
SW
SW
Example with 2 OUT data banks
read data from CPU
BANK 0
HW
SW
read data from CPU
BANK 0
read data from CPU
BANK 1
NAK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com