Electronic Components Datasheet Search
  English  ▼

X  

IMX51 Datasheet(PDF) 72 Page - Freescale Semiconductor, Inc

Part # IMX51
Description  i.MX51 Applications Processors for Consumer and Industrial Products
PDF  202 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

IMX51 Datasheet(HTML) 72 Page - Freescale Semiconductor, Inc

Back Button IMX51 Datasheet HTML 68Page - Freescale Semiconductor, Inc IMX51 Datasheet HTML 69Page - Freescale Semiconductor, Inc IMX51 Datasheet HTML 70Page - Freescale Semiconductor, Inc IMX51 Datasheet HTML 71Page - Freescale Semiconductor, Inc IMX51 Datasheet HTML 72Page - Freescale Semiconductor, Inc IMX51 Datasheet HTML 73Page - Freescale Semiconductor, Inc IMX51 Datasheet HTML 74Page - Freescale Semiconductor, Inc IMX51 Datasheet HTML 75Page - Freescale Semiconductor, Inc IMX51 Datasheet HTML 76Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 202 page
background image
i.MX51 Applications Processors for Consumer and Industrial Products, Rev. 6
72
Freescale Semiconductor
Electrical Characteristics
NOTE
Measurements are taken from Vref to Vref (cross-point to cross-point), but
JEDEC timings for single-ended signals are defined from Vref to Vil(ac)
max or to Vih(ac) min.
Table 61. Derating values for DDR2 Differential DQS1,2
Table 62. Derating values for DDR2 Single Ended DQS3,4
1. Test conditions are: Capacitance 15 pF for DDR PADS. Recommended drive strengths is medium for SDCLK and high for
address and controls.
2. SDRAM CLK and DQS related parameters are being measured from the 50% point. that is, high is defined as 50% of signal
value and low is defined as 50% as signal value. DDR SDRAM CLK parameters are measured at the crossing point of SDCLK
and SDCLK (inverted clock).
3. Test conditions are: Capacitance 15 pF for DDR PADS. Recommended drive strengths is medium for SDCLK and high for
address and controls.
4. SDRAM CLK and DQS related parameters are being measured from the 50% point. that is, high is defined as 50% of signal
value and low is defined as 50% as signal value. DDR SDRAM CLK parameters are measured at the crossing point of SDCLK
and SDCLK (inverted clock).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com