Electronic Components Datasheet Search
  English  ▼

X  

AD7734 Datasheet(PDF) 6 Page - Analog Devices

Part # AD7734
Description  4-Channel, 10 V Input Range, High Throughput, 24-Bit ADC
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7734 Datasheet(HTML) 6 Page - Analog Devices

Back Button AD7734 Datasheet HTML 2Page - Analog Devices AD7734 Datasheet HTML 3Page - Analog Devices AD7734 Datasheet HTML 4Page - Analog Devices AD7734 Datasheet HTML 5Page - Analog Devices AD7734 Datasheet HTML 6Page - Analog Devices AD7734 Datasheet HTML 7Page - Analog Devices AD7734 Datasheet HTML 8Page - Analog Devices AD7734 Datasheet HTML 9Page - Analog Devices AD7734 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 32 page
background image
AD7734
Data Sheet
Rev. A | Page 6 of 32
TIMING SPECIFICATIONS
Table 2. (AVDD = 5 V ± 5%; DVDD = 2.7 V to 3.6 V, or 5 V ± 5%; Input Logic 0 = 0 V; Logic 1 = DVDD; unless otherwise noted.)1
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
Master Clock Range
1
6.144
MHz
t
1
50
ns
SYNC Pulsewidth
t
2
500
ns
RESET Pulsewidth
Read Operation
t
4
0
ns
CS Falling Edge to SCLK Falling Edge Setup Time
t
5
2
SCLK Falling Edge to Data Valid Delay
0
60
ns
DV
DD of 4.75 V to 5.25 V
0
80
ns
DV
DD of 2.7 V to 3.3 V
t
5A
2, 3
CS Falling Edge to Data Valid Delay
0
60
ns
DV
DD of 4.75 V to 5.25 V
0
80
ns
DV
DD of 2.7 V to 3.3 V
t
6
50
ns
SCLK High Pulsewidth
t
7
50
ns
SCLK Low Pulsewidth
t
8
0
ns
CS Rising Edge after SCLK Rising Edge Hold Time
t
9
4
10
80
ns
Bus Relinquish Time after SCLK Rising Edge
Write Operation
t
11
0
ns
CS Falling Edge to SCLK Falling Edge Setup
t
12
30
ns
Data Valid to SCLK Rising Edge Setup Time
t
13
25
ns
Data Valid after SCLK Rising Edge Hold Time
t
14
50
ns
SCLK High Pulsewidth
t
15
50
ns
SCLK Low Pulsewidth
t
16
0
ns
CS Rising Edge after SCLK Rising Edge Hold Time
1 Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of DV
DD) and timed from a voltage level of
1.6 V. See Figure 2 and Figure 3.
2 These numbers are measured with the load circuit of Figure 4 and defined as the time required for the output to cross the V
OL or VOH limits.
3 This specification is relevant only if CS goes low while SCLK is low.
4 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 4. The measured number is then
extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the Timing Characteristics are the true bus
relinquish times of the part and as such are independent of external bus loading capacitances.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com