Electronic Components Datasheet Search
  English  ▼

X  

AM79C974 Datasheet(PDF) 27 Page - Advanced Micro Devices

Part # AM79C974
Description  PCnetTM-SCSI Combination Ethernet and SCSI Controller for PCI Systems
PDF  153 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C974 Datasheet(HTML) 27 Page - Advanced Micro Devices

Back Button AM79C974 Datasheet HTML 23Page - Advanced Micro Devices AM79C974 Datasheet HTML 24Page - Advanced Micro Devices AM79C974 Datasheet HTML 25Page - Advanced Micro Devices AM79C974 Datasheet HTML 26Page - Advanced Micro Devices AM79C974 Datasheet HTML 27Page - Advanced Micro Devices AM79C974 Datasheet HTML 28Page - Advanced Micro Devices AM79C974 Datasheet HTML 29Page - Advanced Micro Devices AM79C974 Datasheet HTML 30Page - Advanced Micro Devices AM79C974 Datasheet HTML 31Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 153 page
background image
P R E L I M I N A R Y
AMD
27
Am79C974
DETAILED FUNCTIONS
Bus Interface Unit (BIU)
The bus interface unit is built of several state machines
that run synchronously to CLK. One bus interface unit
state machine handles accesses where the Am79C974
controller is the bus slave, and another handles ac-
cesses where the Am79C974 controller is the bus mas-
ter. All inputs are synchronously sampled. All outputs
are synchronously generated on the rising edge of CLK.
In the descriptions that follow,
GNT, REQ, INT, and
IDSEL are used to refer to the set of GNTA, REQA,
INTA, and IDSELA for the SCSI controller and to the set
of
GNTB, REQB, INTB, and IDSELB for the Ethernet
Controller, respectively.
Slave Configuration Transfers
The host can access the Am79C974 PCI configuration
space with a configuration read or write command. The
Am79C974 controller will assert
DEVSEL if the IDSEL
input is asserted during the address phase and if the ac-
cess is a configuration cycle.
DEVSEL is asserted two
clock cycles after the host has asserted
FRAME. All
configuration cycles are of fixed length. The Am79C974
controller will assert
TRDY on the 3rd clock of the
data phase.
Slave Configuration Read
The Slave Configuration Read command is used by the
host CPU to read the configuration space in the
Am79C974 controller. This provides the host CPU with
information concerning the device and its capabilities.
This is a single cycle, non-burst 8-bit, 16-bit, or 32-bit
transfer.
18681A-5
FRAME
CLK
AD
IRDY
TRDY
C/
BE
123456
ADDR
DATA
1010
BE's
PAR
PAR
PAR
DEVSEL
IDSEL
STOP
Figure 1. Slave Configuration Read



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com