| Electronic Components Datasheet Search |
|
AM79C974 Datasheet(PDF) 136 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM79C974 Datasheet(HTML) 136 Page - Advanced Micro Devices |
|
136 / 153 page ![]() AMD A M E N D M E N T 2 Am79C974 Page 19 (Reprinted as page 9 of this amendment) PIN DESCRIPTION, GNTA Add after the second paragraph: The Am79C974 supports bus parking. When the PCI bus is idle and the system arbiter asserts GNTA without an active REQA from the Am79C974 controller, the Am79C794 will actively drive the AD[31:00], C/BE[3:0], and PAR lines. Page 20 Note that INTA and INTB are both open drain pins. Page 24 Note that ATN is open drain. Page 25 The number of each type of power pin is incorrect. The numbers should be: —VDD/DVDD, Digital Power, 5 pins —VDDB/VDDBS, I/O Buffer Power, 5 pins —VSS/DVSS Digital Ground, 9 pins —VSSB/VSSBS, I/O Buffer Ground, 11 pins Page 30 The second sentence should read, “It is a single cycle, non-burst 8-bit, 16-bit, or 32-bit transfer which is initiated by the host CPU.” (The original omitted “8-bit”). Page 32 (Reprinted as page 10 of this amendment) In Figure 6, data on the AD lines should be driven during clock 6 and the second instance of PAR should be driven during clock 7. In each case this is one cycle earlier than what is shown in the figure. Page 35 Line 2, change “type 15” to “type 14”. Page 39 (Reprinted as page 11 of this amendment) Replace the last two sentences with the following: “For SCSI, when target aborts, INTA will not be asserted, but the ABORT bit (bit 2 of the DMA status register at offset 54h) is set. For either Ethernet or SCSI a target abort causes RTABORT (bit 12) of the status register in the appropriate PCI configuration space to be set.” (The original stated that INTA will be asserted.) Page 42 (Reprinted as page 12 of this amendment) Replace the last sentence with the following: “For SCSI, when the master aborts, INTA will not be asserted, but the ABORT bit (bit 2 of the DMA status register at offset 54h) is set. For either Ethernet or SCSI a master abort causes RMABORT (bit 13) of the status register in the appropriate PCI configuration space to be set.” (The original stated that INTA will be asserted.) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |