Electronic Components Datasheet Search
  English  ▼

X  

TLC32046MFKB Datasheet(PDF) 22 Page - Texas Instruments

Part # TLC32046MFKB
Description  Wide-Band Analog Interface Circuit
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TLC32046MFKB Datasheet(HTML) 22 Page - Texas Instruments

Back Button TLC32046MFKB Datasheet HTML 18Page - Texas Instruments TLC32046MFKB Datasheet HTML 19Page - Texas Instruments TLC32046MFKB Datasheet HTML 20Page - Texas Instruments TLC32046MFKB Datasheet HTML 21Page - Texas Instruments TLC32046MFKB Datasheet HTML 22Page - Texas Instruments TLC32046MFKB Datasheet HTML 23Page - Texas Instruments TLC32046MFKB Datasheet HTML 24Page - Texas Instruments TLC32046MFKB Datasheet HTML 25Page - Texas Instruments TLC32046MFKB Datasheet HTML 26Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 56 page
background image
2–8
2.15 Communications Word Sequence
In the dual-word (telephone interface) mode, there are two data words that are presented to the DSP or
µP
from the DR terminal. The first data word is the ADC conversion result occurring during the FSR time, and
the second is the serial data applied to DATA-DR during the FSD time. FSR is not asserted during secondary
communications and FSD is not asserted during primary communications.
DX-14 Bits Digital 11
From DSP to DAC
4 Shift
Clocks
DX-14 Bits Digital XX
From DSP
Input for D/A
Conversion
Input for Register
Program
2s Complement Output
From ADC to the DSP
2s Complement Output
From ADC to the DSP
Data From DATA-DR
to the DSP
16 bits
16 bits
Primary
Communications
Secondary
Communications
FSX
DX
FSR
DR
TLC32046
TLC32046
TLC32046
Dual-Word
(telephone interface)
Mode Only
TLC32046
Dual-Word
(telephone interface)
Mode Only
16 bits Digital From
DATA-DR to DR
FSD
TLC32046
Dual-Word
(telephone interface)
Mode Only
Figure 2–2. Primary and Secondary Communications Word Sequence
2.15.1
DR Word Bit Pattern
The data word is the 14-bit conversion result of the receive channel to the processor in 2s complement
format. With 16-bit processors, the data is 16 bits long with the two LSBs at zero.
A/D MSB
1st bit sent
A/D LSB
↓
↓
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com