Electronic Components Datasheet Search
  English  ▼

X  

DSP56374 Datasheet(PDF) 33 Page - Freescale Semiconductor, Inc

Part # DSP56374
Description  The DSP56374 is a high-density CMOS device with 3.3 V inputs and outputs.
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56374 Datasheet(HTML) 33 Page - Freescale Semiconductor, Inc

Back Button DSP56374 Datasheet HTML 29Page - Freescale Semiconductor, Inc DSP56374 Datasheet HTML 30Page - Freescale Semiconductor, Inc DSP56374 Datasheet HTML 31Page - Freescale Semiconductor, Inc DSP56374 Datasheet HTML 32Page - Freescale Semiconductor, Inc DSP56374 Datasheet HTML 33Page - Freescale Semiconductor, Inc DSP56374 Datasheet HTML 34Page - Freescale Semiconductor, Inc DSP56374 Datasheet HTML 35Page - Freescale Semiconductor, Inc DSP56374 Datasheet HTML 36Page - Freescale Semiconductor, Inc DSP56374 Datasheet HTML 37Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 64 page
background image
Reset, Stop, Mode Select, and Interrupt Timing
DSP56374 Data Sheet, Rev. 4.2
Freescale Semiconductor
33
Figure 3. Reset Timing
21
Interrupt Requests Rate1
• ESAI, ESAI_1, SHI, Timer
12 x TC
—80.0
ns
•DMA
8 x TC
—53.0
ns
•IRQ, NMI (edge trigger)
8 x TC
—53.0
ns
•IRQ (level trigger)
12 x TC
—80.0
ns
22
DMA Requests Rate
• Data read from ESAI, ESAI_1, SHI
6 x TC
—40.0
ns
• Data write to ESAI, ESAI_1, SHI
7 x TC
—46.7
ns
• Timer
2 x TC
—13.4
ns
•IRQ, NMI (edge trigger)
3 x TC
—20.0
ns
Note:
1 When using fast interrupts and IRQA, IRQB, IRQC, and IRQD are defined as level-sensitive, timings 19 through
21 apply to prevent multiple interrupt service. To avoid these timing restrictions, the Edge-triggered mode is
recommended when using fast interrupts. Long interrupts are recommended when using Level-sensitive mode.
2 For PLL disable, using external clock (PCTL Bit 16 = 1), no stabilization delay is required and recovery time will
be defined by the OMR Bit 6 settings.
For PLL enable, (if bet 12 of the PCTL register is 0), the PLL is shutdown during Stop. Recovering from Stop
requires the PLL to get locked. The PLL lock procedure duration, PLL Lock Cycles (PLC), may be in the range
of 0.5 ms.
3 Periodically sampled and not 100% tested.
4 RESET duration is measured during the time in which RESET is asserted, V
DD is valid, and the EXTAL input is
active and valid. When the VDD is valid, but the other “required RESET duration” conditions (as specified
above) have not been yet met, the device circuitry will be in an uninitialized state that can result in significant
power consumption and heat-up. Designs should minimize this state to the shortest possible duration.
Table 20. Reset, Stop, Mode Select, and Interrupt Timing (continued)
No.
Characteristics
Expression
Min
Max
Unit
VIH
RESET
Reset Value
All Pins
10
11
13



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com