Electronic Components Datasheet Search
  English  ▼

X  

IXP2400 Datasheet(PDF) 18 Page - Intel Corporation

Part # IXP2400
Description  Intel짰 IXP2400 Network Processor
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

IXP2400 Datasheet(HTML) 18 Page - Intel Corporation

Back Button IXP2400 Datasheet HTML 14Page - Intel Corporation IXP2400 Datasheet HTML 15Page - Intel Corporation IXP2400 Datasheet HTML 16Page - Intel Corporation IXP2400 Datasheet HTML 17Page - Intel Corporation IXP2400 Datasheet HTML 18Page - Intel Corporation IXP2400 Datasheet HTML 19Page - Intel Corporation IXP2400 Datasheet HTML 20Page - Intel Corporation IXP2400 Datasheet HTML 21Page - Intel Corporation IXP2400 Datasheet HTML 22Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 126 page
background image
Intel® IXP2400 Network Processor
18
Datasheet
• Samsung* 36-Mb QDRII x9 K7R320982M-FC20 or 36-Mb QDRII x18 K7R321882M-FC20
SRAM
• IDT* IDT71T6280H 9-Mb pipelined QDR SRAM burst of 2 (512K x 18)
• Cypress* CY7C1302V25 9-Mb pipelined SRAM with QDR architecture (512K x 18)
Each of the two QDR ports are QDR- and QDRII-compatible. Each port implements the “_K” and
“_C” output clocks as an input and their inversions. The “_C” clocks are used for reading SRAM
data and the “_K” clocks are used for writing SRAM data. Extensive work has been performed to
control the impedance within the IXP2400 for IXP2400-initiated signals that drive QDR parts. The
receivers of IXP2400 QDR have on-die termination.
The IXP2400 IO driver/receiver can drive up to four QDR device loads. The IXP2400 supports
bursts of two SRAM devices. The IXP2400 uses one pair of the Cn/Cn# clocks for read data; the
other pair is terminated on the die.
The SRAM controller can also be configured to interface to an external coprocessor that adheres to
the QDR electricals and protocol.
2.5.1
SRAM Controller Configurations
Each channel has enough address pins (24) to support up to 64 MB of SRAM. The SRAM
controllers can directly generate multiple port enables (up to four pairs) to allow for depth
expansion. Two pairs of pins are dedicated for port enables. Smaller RAMs use fewer address
Figure 7. Clock Configuration
B0059-01
Clam-shelled SRAMs
C/C#
C/C#
Package Balls
Package Balls
Termination
Intel®
IXP2400
Network
Processor
C1n/C1n#
K1/K1#
K/K#
K/K#
C/C#
C/C#
C1/C1#
K2/K2#
C2/C2#
C1/C1#
C2/C2#
C2n/C2n#
Termination
Vtt
50
Ω
50
Ω
Note: Leave CQ/CQ# as NC.
Vtt



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com