Electronic Components Datasheet Search
  English  ▼

X  

EP2C8 Datasheet(PDF) 34 Page - Altera Corporation

Part # EP2C8
Description  Section I. Cyclone II Device Family Data Sheet
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP2C8 Datasheet(HTML) 34 Page - Altera Corporation

Back Button EP2C8 Datasheet HTML 30Page - Altera Corporation EP2C8 Datasheet HTML 31Page - Altera Corporation EP2C8 Datasheet HTML 32Page - Altera Corporation EP2C8 Datasheet HTML 33Page - Altera Corporation EP2C8 Datasheet HTML 34Page - Altera Corporation EP2C8 Datasheet HTML 35Page - Altera Corporation EP2C8 Datasheet HTML 36Page - Altera Corporation EP2C8 Datasheet HTML 37Page - Altera Corporation EP2C8 Datasheet HTML 38Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 168 page
background image
2–22
Altera Corporation
Cyclone II Device Handbook, Volume 1
February 2007
Global Clock Network & Phase-Locked Loops
Of the sources listed, only two clock pins, two PLL clock outputs, one
DPCLK
pin, and one internally-generated signal are chosen to drive into a
clock control block. Figure 2–13 shows a more detailed diagram of the
clock control block. Out of these six inputs, the two clock input pins and
two PLL outputs can be dynamic selected to feed a global clock network.
The clock control block supports static selection of DPCLK and the signal
from internal logic.
Figure 2–13. Clock Control Block
Notes to Figure 2–13:
(1)
The
CLKSWITCH signal can either be set through the configuration file or it can be dynamically set when using the
manual PLL switchover feature. The output of the multiplexer is the input reference clock (fIN) for the PLL.
(2)
The
CLKSELECT[1..0] signals are fed by internal logic and can be used to dynamically select the clock source for
the global clock network when the device is in user mode.
(3)
The static clock select signals are set in the configuration file and cannot be dynamically controlled when the device
is in user mode.
(4)
Internal logic can be used to enabled or disabled the global clock network in user mode.
CLKSWITCH (1)
Static Clock Select (3)
Static Clock
Select (3)
Internal Logic
Clock Control Block
DPCLK or
CDPCLK
CLKSELECT[1..0] (2)
CLKENA (4)
inclk1
inclk0
CLK[n + 3]
CLK[n + 2]
CLK[n + 1]
CLK[n]
fIN
C0
C1
C2
PLL
Global
Clock
Enable/
Disable
(3)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com