Electronic Components Datasheet Search
  English  ▼

X  

AD7690 Datasheet(PDF) 23 Page - Analog Devices

Part # AD7690
Description  Dual Differential 16-Bit, 1 MSPS PulSAR ADC 12.0 mW in QSOP
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7690 Datasheet(HTML) 23 Page - Analog Devices

Back Button AD7690 Datasheet HTML 19Page - Analog Devices AD7690 Datasheet HTML 20Page - Analog Devices AD7690 Datasheet HTML 21Page - Analog Devices AD7690 Datasheet HTML 22Page - Analog Devices AD7690 Datasheet HTML 23Page - Analog Devices AD7690 Datasheet HTML 24Page - Analog Devices AD7690 Datasheet HTML 25Page - Analog Devices AD7690 Datasheet HTML 26Page - Analog Devices AD7690 Datasheet HTML 27Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 29 page
background image
AD7903
Data Sheet
Rev. A | Page 22 of 28
CHAIN MODE
Chain Mode Without Busy Indicator
Chain mode without a busy indicator can be used to daisy-
chain both ADCs within an AD7903 on a 3-wire serial interface.
This feature is useful for reducing component count and wiring
connections, for example, in isolated multiconverter applications
or for systems with a limited interfacing capacity. Data readback
is analogous to clocking a shift register.
See Figure 47 for a connection diagram example using both
ADCs in an AD7903. The corresponding timing is shown in
Figure 48.
When SDIx and CNVx are low, SDOx is driven low. With SCKx
low, a rising edge on CNVx initiates a conversion, selects chain
mode, and disables the busy indicator. In this mode, CNVx is
held high during the conversion phase and the subsequent data
readback. When the conversion is complete, the MSB is output
onto SDOx and the AD7903 enters the acquisition phase and
powers down. The remaining data bits stored in the internal
shift register are clocked by subsequent SCKx falling edges. For
each ADC, SDIx feeds the input of the internal shift register and
is clocked by the SCKx falling edge. Each ADC in the chain
outputs its data MSB first, and 16 × N clocks are required to
read back the N ADCs. The data is valid on both SCKx edges.
Although the rising edge can be used to capture the data, a
digital host using the SCKx falling edge allows a faster reading
rate and, consequently, more AD7903 devices in the chain,
provided that the digital host has an acceptable hold time. The
maximum conversion rate may be reduced due to the total
readback time.
Figure 47. Chain Mode Without Busy Indicator Connection Diagram
Figure 48. Chain Mode Without Busy Indicator Serial Interface Timing
CONVERT
DATA IN
CLK
DIGITAL HOST
AD7903
ADC2
SDI2
SDO2
CNV2
SCK2
AD7903
ADC1
SDI1
SDO1
CNV1
SCK1
tCONV
tCYC
tSSDISCK
tSCKL
tSCK
tHSDISCK
tACQ
ACQUISITION
tSSCKCNV
ACQUISITION
tSCKH
CONVERSION
SDO1 = SDI2
tHSCKCNV
SCKx
CNVx
SDI1 = 0
SDO2
tEN
D115
D114
D113
D215
D214
D213
D21D20D115
D114
D10
D11
D11D10
tHSDO
1
2
3
151617
14
18
30
31
32
tDSDO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com