CS4225 datasheet(7/30 Pages) CIRRUS

7 / 30 page

SWITCHING CHARACTERISTICS - CONTROL PORT

(TA = 25

oC; VD+, VA+ = 5V±10%;Inputs: logic 0 = DGND, logic 1 = VD+, CL = 20pF)

Parameter

Symbol

Min

Max

Units

2C® Mode (H/S = floating)

Note 10

SCL Clock Frequency

fscl

100

kHz

Bus Free Time Between Transmissions

tbuf

4.7

µs

Start Condition Hold Time (prior to first clock pulse)

thdst

4.0

µs

Clock Low Time

tlow

4.7

µs

Clock High Time

thigh

4.0

µs

Setup Time for Repeated Start Condition

tsust

4.7

µs

SDA Hold Time from SCL Falling

Note 11

thdd

µs

SDA Setup Time to SCL Rising

tsud

250

Rise Time of Both SDA and SCL Lines

µs

Fall Time of Both SDA and SCL Lines

300

Setup Time for Stop Condition

tsusp

4.7

µs

Notes: 10. Use of the I

2C® bus interface requires a license from Philips.

2C® is a registered trademark of Philips Semiconductors.

11. Data must be held for sufficient time to bridge the 300ns transition time of SCL.

t buf

t hdst

hdst

low

t r

t f

hdd

t high

t sud

t sust

t susp

Stop

Start

Stop

Repeated

SDA

SCL

CS4225

DS86PP8

CS4225 Datasheet(PDF) 7 Page - Cirrus Logic

CS4225 Datasheet(HTML) 7 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

Datasheet Download

Link URL