Electronic Components Datasheet Search
  English  ▼

X  

CS49400 Datasheet(PDF) 62 Page - Cirrus Logic

Part # CS49400
Description  Multi-Standard Audio Decoder Family
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS49400 Datasheet(HTML) 62 Page - Cirrus Logic

Back Button CS49400 Datasheet HTML 58Page - Cirrus Logic CS49400 Datasheet HTML 59Page - Cirrus Logic CS49400 Datasheet HTML 60Page - Cirrus Logic CS49400 Datasheet HTML 61Page - Cirrus Logic CS49400 Datasheet HTML 62Page - Cirrus Logic CS49400 Datasheet HTML 63Page - Cirrus Logic CS49400 Datasheet HTML 64Page - Cirrus Logic CS49400 Datasheet HTML 65Page - Cirrus Logic CS49400 Datasheet HTML 66Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 100 page
background image
62
2) The host initiates a read cycle by driving the CS
and RD pins low (bus must be tri-stated by this
time).
3) Once the data is valid (after waiting the
appropriate time specified in the timing
specifications), the host can read the most
significant data byte (bits 31:24) from the
HDAT[7:0] pins of DSPC.
4) The host drives RD high to indicate that the
data byte has been read.
5) The host drives RD low to clock out the next
data byte.
6) Once the data is valid (after waiting the
appropriate time specified in the timing
specifications), the host can read BYTE_B (bits
23:16) from the HDAT[7:0] pins of DSPC.
7) The host drives RD high to indicate that the
data byte has been read.
8) The host drives RD low to clock out the next
data byte.
9) Once the data is valid (after waiting the
appropriate time specified in the timing
specifications), the host can read BYTE_A
(bits 15:8) from the HDAT[7:0] pins of DSPC.
10) The host drives RD high to indicate that the
data byte has been read.
11) The host drives RD low to clock out the next
data byte.
12) Once the data is valid (after waiting the
appropriate time specified in the timing
specifications), the host can read the least
significant data byte (bits 7:0) from the
HDAT[7:0] pins of DSPC.
13) The host drives RD high to indicate that the
data byte has been read.
14) The host should now terminate the read cycle
by driving the CS pin high.
ADDRESS A PARALLEL I/O REGISTER
(A[1:0] SET APPROPRIATELY)
CS (HIGH)
CS (LOW)
RD (LOW)
READ MS_BYTE FROM
HDAT[7:0]
RD (HIGH)
RD (LOW)
READ BYTE_B FROM
HDAT[7:0]
RD (HIGH)
RD (LOW)
READ BYTE_A FROM
HDAT[7:0]
RD (HIGH)
READ LS_BYTE FROM
HDAT[7:0]
RD (HIGH)
RD (LOW)
Figure 45. Intel Mode, 32-Bit (4-Byte) Read Flow
Diagram for DSPC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com