WM1811A datasheet(147/328 Pages) WOLFSON

147 / 328 page

Production Data

WM1811A

PD, November 2013, Rev 4.1

147

OPCLK CLOCK OUTPUT

A clock output (OPCLK) derived from SYSCLK may be output on any GPIO pin by setting the

respective GPIO registers as described in “GPIO Control”. This clock is enabled by register bit

OPCLK_ENA, and its frequency is controlled by OPCLK_DIV.

See “Clocking and Sample Rates” for more details of the System Clock (SYSCLK).

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R2 (0002h)

Power

Management

(2)

OPCLK_EN

GPIO Clock Output (OPCLK) Enable

0 = Disabled

1 = Enabled

R521 (0209h)

Clocking 1

2:0

OPCLK_DIV

000

GPIO Output Clock (OPCLK) Divider

000 = SYSCLK

001 = SYSCLK / 2

010 = SYSCLK / 3

011 = SYSCLK / 4

100 = SYSCLK / 6

101 = SYSCLK / 8

110 = SYSCLK / 12

111 = SYSCLK / 16

Table 83 OPCLK Control

FLL CLOCK OUTPUT

The FLL Clock outputs may be outputdirectly on any GPIO pin by setting the respective GPIO

registers as described in “GPIO Control”.

See “Clocking and Sample Rates” for more details of the WM1811A system clocking and for details of

how to enable and configure the Frequency Locked Loops.

WM1811A Datasheet(PDF) 147 Page - Wolfson Microelectronics plc

WM1811A Datasheet(HTML) 147 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL