Electronic Components Datasheet Search
  English  ▼

X  

WM1811A Datasheet(PDF) 260 Page - Wolfson Microelectronics plc

Part # WM1811A
Description  Multi-Channel Audio Hub CODEC for Smartphones
PDF  328 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM1811A Datasheet(HTML) 260 Page - Wolfson Microelectronics plc

Back Button WM1811A Datasheet HTML 256Page - Wolfson Microelectronics plc WM1811A Datasheet HTML 257Page - Wolfson Microelectronics plc WM1811A Datasheet HTML 258Page - Wolfson Microelectronics plc WM1811A Datasheet HTML 259Page - Wolfson Microelectronics plc WM1811A Datasheet HTML 260Page - Wolfson Microelectronics plc WM1811A Datasheet HTML 261Page - Wolfson Microelectronics plc WM1811A Datasheet HTML 262Page - Wolfson Microelectronics plc WM1811A Datasheet HTML 263Page - Wolfson Microelectronics plc WM1811A Datasheet HTML 264Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 260 / 328 page
background image
WM1811A
Production Data
w
PD, November 2013, Rev 4.1
260
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R530 (0212h)
Rate Status
3:0
SR_ERROR [3:0]
0000
Sample Rate Configuration status
Indicates an error with the register settings related to sample rate
configuration
0000 = No errors
0001 = Invalid sample rate
0010 = Invalid AIF divide
0011 = ADC and DAC divides both set in an interface
0100 = Invalid combination of AIF divides and sample-rate
0101 = Invalid set of enables for 96kHz mode
0110 = Invalid SYSCLK rate (derived from AIF1CLK_RATE or
AIF2CLK_RATE)
0111 = Mixed ADC and DAC rates in SYSCLK AIF when AIFs are
asynchronous
1000 = Invalid combination of sample rates when both AIFs are from the
same clock source
1001 = Invalid combination of mixed ADC/DAC AIFs when both from the
same clock source
Register 0212h Rate Status
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R544 (0220h)
FLL1 Control
(1)
1
FLL1_OSC_ENA
0
FLL1 Oscillator enable
0 = Disabled
1 = Enabled
(Note that this field is required for free-running FLL1 modes only)
0
FLL1_ENA
0
FLL1 Enable
0 = Disabled
1 = Enabled
This should be set as the final step of the FLL1 enable sequence, ie. after the
other FLL registers have been configured.
Register 0220h FLL1 Control (1)
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R545 (0221h)
FLL1 Control
(2)
13:8
FLL1_OUTDIV
[5:0]
00_0000
FLL1 FOUT clock divider
000000 = Reserved
000001 = Reserved
000010 = Reserved
000011 = 4
000100 = 5
000101 = 6
…
111110 = 63
111111 = 64
(FOUT = FVCO / FLL1_OUTDIV)
2:0
FLL1_FRATIO
[2:0]
000
FLL1 FVCO clock divider
000 = 1
001 = 2
010 = 4
011 = 8
1XX = 16
Register 0221h FLL1 Control (2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com