GMS90C51 datasheet(12/59 Pages) HYNIX

12 / 59 page

GMS90 Series

Dec. 1998 Ver 3.0

PIN DEFINITIONS AND FUNCTIONS

Symbol

Pin Number

Input/

Output

Function

PLCC-

PDIP-

MQFP-

P1.0-P1.7

2-9

1-8

40-44,

1-3

I/O

Port1

Port 1 is an 8-bit bidirectional I/O port with internal

pull-ups. Port 1 pins that have 1s written to them are

pulled high by the internal pull-up resistors and can be

used as inputs. As inputs, port 1 pins that are

externally pulled low will source current because of

the pulls-ups (IIL, in the DC characteristics). Pins P1.0

and P1.1 also. Port1 also receives the low-order

address byte during program memory verification.

Port1 also serves alternate functions of Timer 2.

P1.0 / T2 :

Timer/counter 2 external count input

P1.1 / T2EX : Timer/counter 2 trigger input

In GMS9XC54/56/58:

P1.0 / T2, Clock Out : Timer/counter 2 external count

input, Clock Out

P3.0-P3.7

11,

13-19

10-17

5, 7-13

I/O

Port 3

Port 3 is an 8-bit bidirectional I/O port with internal

pull-ups. Port 3 pins that have 1s written to them are

pulled high by the internal pull-up resistors and can be

used as inputs. As inputs, port 3 pins that are

externally pulled low will source current because of

the pulls-ups (IIL, in the DC characteristics). Port 3 also

serves the special features of the 80C51 family, as

listed below.

P3.0 / RxD

P3.1 / TxD

P3.2 /INT0

P 3 .3 / IN T 1

P3.4 /T0

P3.5 /T1

P3.6 / WR

P3.7 /RD

receiver data input (asynchronous) or

data input output(synchronous) of serial

interface 0

transmitter data output (asynchronous)

or clock output (synchronous) of the

serial interface 0

interrupt 0 input/timer 0 gate control

interrupt 1 input/timer 1 gate control

counter 0 input

counter 1 input

the write control signal latches the data

byte from port 0 into the external data

memory

the read control signal enables the

external data memory to port 0

XTAL2

Output of the inverting oscillator amplifier.

GMS90C51 Datasheet(PDF) 12 Page - Hynix Semiconductor

GMS90C51 Datasheet(HTML) 12 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

Datasheet Download

Link URL