GMS90C51 datasheet(17/59 Pages) HYNIX

17 / 59 page

GMS90 Series

Dec. 1998 Ver 3.0

SPECIAL FUNCTION REGISTERS

All registers, except the program counter and the four general purpose register banks, reside in the special func-

tion register area.

The 28 special function registers (SFR) include pointers and registers that provide an interface between the CPU

and the other on-chip peripherals. There are also 128 directly addressable bits within the SFR area.

All SFRs are listed in Table 1, Table 1, and Table 3.

In Table 1 they are organized in numeric order of their addresses. In Table 2 they are organized in groups which

refer to the functional blocks of the GMS90 series. Table 3 illustrates the contents of the SFRs.

Table 1. Special Function Registers in Numeric Order of their Addresses

Address

Contents after

Reset

Address

Contents after

Reset

80H

81H

82H

83H

84H

85H

86H

87H

P0 1)

DPL

DPH

reserved

PCON

1) Bit-addressable Special Function Register.

FFH

07H

00H

XXH 2)

0XX0000B 2)

2) X means that the value is indeterminate and the location is reserved.

90H

91H

92H

93H

94H

95H

96H

97H

P1 1)

reserved

FFH

00H

XXH 2)

88H

89H

8AH

8BH

8CH

8DH

8EH 3)

8FH

3) The GMS9XX54/56/58 have the AUXR0 register at address 8EH.

TCON 1)

TMOD

TL0

TL1

TH0

TH1

reserved

00H

XXH 2)

98H

99H

9AH

9BH

9CH

9DH

9EH

9FH

SCON 1)

SBUF

reserved

00H

XXH 2)

8EH

reserved

XXXXXXX0B2)

8EH

AUXR0

GMS9XX51/52

GMS9XX54/56/58

XXXXXXXXB2)

GMS90C51 Datasheet(PDF) 17 Page - Hynix Semiconductor

GMS90C51 Datasheet(HTML) 17 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

Datasheet Download

Link URL