Electronic Components Datasheet Search
  English  ▼

X  

PCF8534A Datasheet(PDF) 29 Page - NXP Semiconductors

Part # PCF8534A
Description  Universal LCD driver for low multiplex rates
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8534A Datasheet(HTML) 29 Page - NXP Semiconductors

Back Button PCF8534A Datasheet HTML 25Page - NXP Semiconductors PCF8534A Datasheet HTML 26Page - NXP Semiconductors PCF8534A Datasheet HTML 27Page - NXP Semiconductors PCF8534A Datasheet HTML 28Page - NXP Semiconductors PCF8534A Datasheet HTML 29Page - NXP Semiconductors PCF8534A Datasheet HTML 30Page - NXP Semiconductors PCF8534A Datasheet HTML 31Page - NXP Semiconductors PCF8534A Datasheet HTML 32Page - NXP Semiconductors PCF8534A Datasheet HTML 33Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 52 page
background image
PCF8534A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 6 — 25 July 2011
29 of 52
NXP Semiconductors
PCF8534A
Universal LCD driver for low multiplex rates
After acknowledgement, the control byte is sent defining if the next byte is a RAM or
command information. The control byte also defines if the next byte is a control byte or
further RAM or command data (see Figure 19 and Table 17). In this way it is possible to
configure the device and then fill the display RAM with little overhead.
The command bytes and control bytes are also acknowledged by all addressed
PCF8534A connected to the bus.
The display bytes are stored in the display RAM at the address specified by the data
pointer and the subaddress counter. Both data pointer and subaddress counter are
automatically updated.
Fig 18. I2C-bus protocol
EXAMPLES
a) transmit two bytes of RAM data
mgl752
S
A
0
S 0 1110
0
0
control byte
slave address
RAM/command byte
RAM DATA
M
S
B
L
S
B
A
A
P
R/W = 0
S
A
0
S 0 1110
0
0 1
0
A
A
A
P
RAM DATA
A
b) transmit two command bytes
COMMAND
S
A
0
S 0 1110
0
1 0
0
A
A
A
P
COMMAND
A
A
c) transmit one command byte and two RAM date bytes
COMMAND
S
A
0
S 0 1110
0
1 0
00
01
0
A
A
A
P
RAM DATA
A
RAM DATA
A
A
C
O
R
S
Fig 19. Control byte format
Table 17.
Control byte description
Bit
Symbol
Value
Description
7CO
continue bit
0
last control byte
1
control bytes continue
6RS
register selection
0
command register
1
data register
5 to 0
-
unused
mgl753
not relevant
CO
7
6
5
4
3
210
RS
MSB
LSB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com