Electronic Components Datasheet Search
  English  ▼

X  

80296SA Datasheet(PDF) 11 Page - Intel Corporation

Part # 80296SA
Description  80296SA COMMERCIAL CHMOS 16-BIT MICROCONTROLLER
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

80296SA Datasheet(HTML) 11 Page - Intel Corporation

Back Button 80296SA Datasheet HTML 7Page - Intel Corporation 80296SA Datasheet HTML 8Page - Intel Corporation 80296SA Datasheet HTML 9Page - Intel Corporation 80296SA Datasheet HTML 10Page - Intel Corporation 80296SA Datasheet HTML 11Page - Intel Corporation 80296SA Datasheet HTML 12Page - Intel Corporation 80296SA Datasheet HTML 13Page - Intel Corporation 80296SA Datasheet HTML 14Page - Intel Corporation 80296SA Datasheet HTML 15Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 40 page
background image
PRELIMINARY
7
80296SA COMMERCIAL CHMOS 16-BIT MICROCONTROLLER
BREQ#
O
Bus Request
This active-low output signal is asserted during a hold cycle when the bus controller
has a pending external memory cycle. When the bus-hold protocol is enabled
(WSR.7 is set), the P2.3/BREQ# pin can function only as BREQ#, regardless of the
configuration selected through the port configuration registers (P2_MODE, P2_DIR,
and P2_REG). An attempt to change the pin configuration is ignored until the bus-
hold protocol is disabled (WSR.7 is cleared).
The microcontroller can assert BREQ# at the same time as or after it asserts
HLDA#. Once it is asserted, BREQ# remains asserted until HOLD# is deasserted.
BREQ# shares a package pin with P2.3.
CLKOUT
O
Clock Output
Output of the internal clock generator. The CLKOUT frequency is ½ the internal
operating frequency (f). CLKOUT has a 50% duty cycle.
CLKOUT shares a package pin with P2.7.
CS5:0#
O
Chip-select Lines 0–5
The active-low output CS
x# is asserted during an external memory cycle when the
address to be accessed is in the range programmed for chip select
x or chip select
x+1 if remapping is enabled. If the external memory address is outside the range
assigned to the six chip selects, no chip-select output is asserted and the bus
configuration defaults to the CS5# values.
Immediately following reset, CS0# is automatically assigned to the range FF2000–
FF20FFH.
CS5:0# share package pins with P3.5:0.
EPA3:0
I/O
Event Processor Array (EPA) Capture/Compare Channels
High-speed input/output signals for the EPA capture/compare channels. For high-
speed PWM applications, the outputs of two EPA channels (either EPA0 and EPA1
or EPA2 and EPA3) can be remapped to produce a PWM waveform on a shared
output pin.
EPA3:0 share package pins with P1.3:0.
EPORT.3:0
I/O
Extended Addressing Port
This is a standard 4-bit, bidirectional port.
EPORT.3:0 share package pins with A19:16.
Table 4. Signal Descriptions (Continued)
Name
Type
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com