Electronic Components Datasheet Search
  English  ▼

X  

AD5231 Datasheet(PDF) 20 Page - Analog Devices

Part # AD5231
Description  Nonvolatile Memory, 1024-Position Digital Potentiometer
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5231 Datasheet(HTML) 20 Page - Analog Devices

Back Button AD5231 Datasheet HTML 16Page - Analog Devices AD5231 Datasheet HTML 17Page - Analog Devices AD5231 Datasheet HTML 18Page - Analog Devices AD5231 Datasheet HTML 19Page - Analog Devices AD5231 Datasheet HTML 20Page - Analog Devices AD5231 Datasheet HTML 21Page - Analog Devices AD5231 Datasheet HTML 22Page - Analog Devices AD5231 Datasheet HTML 23Page - Analog Devices AD5231 Datasheet HTML 24Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 28 page
background image
AD5231
Data Sheet
Rev. D | Page 20 of 28
CODE (Decimal)
100
75
0
0
1023
256
512
768
50
25
RWB
RWA
Figure 44. RWA(D) and RWB(D) vs. Decimal Code
The general equation that determines the programmed output
resistance between W and B is
W
AB
WB
R
R
D
D
R
+
×
=
1024
)
(
(1)
where:
D is the decimal equivalent of the data contained in the RDAC
register.
RAB is the nominal resistance between Terminal A and
Terminal B.
RW is the wiper resistance.
For example, the output resistance values in Table 11 are set
for the given RDAC latch codes with VDD = 5 V (applies to
RAB = 10 kΩ digital potentiometers).
Table 11. RWB (D) at Selected Codes for RAB = 10 kΩ
D (DEC)
RWB(D) (Ω)
Output State
1023
10,005
Full scale
512
50,015
Midscale
1
24.7
1 LSB
0
15
Zero scale (wiper contact resistor)
Note that, in the zero-scale condition, a finite wiper resistance
of 15 Ω is present. Care should be taken to limit the current
flow between W and B in this state to no more than 20 mA to
avoid degradation or possible destruction of the internal switches.
Like the mechanical potentiometer that the RDAC replaces, the
AD5231 part is totally symmetrical. The resistance between
Wiper W and Terminal A also produces a digitally controlled
complementary resistance, RWA. Figure 44 shows the symmetrical
programmability of the various terminal connections. When
RWA is used, Terminal B can be left floating or tied to the wiper.
Setting the resistance value for RWA starts at a maximum value
of resistance and decreases as the data loaded in the latch is
increased in value.
The general transfer equation for this operation is
W
AB
WB
R
R
D
D
R
+
×
−
=
1024
1024
)
(
(2)
For example, the output resistance values in Table 12 are set for
the RDAC latch codes with VDD = 5 V (applies to RAB = 10 kΩ
digital potentiometers).
Table 12. RWA(D) at Selected Codes for RAB= 10 kΩ
D (DEC)
RWA(D) (Ω)
Output State
1023
24.7
Full scale
512
5015
Midscale
1
10005
1 LSB
0
10,015
Zero scale
The typical distribution of RAB from device to device matches
tightly when they are processed in the same batch. When
devices are processed at a different time, device-to-device
matching becomes process-lot dependent and exhibits a −40%
to +20% variation. The change in RAB with temperature has a
600 ppm/°C temperature coefficient.
PROGRAMMING THE POTENTIOMETER DIVIDER
Voltage Output Operation
The digital potentiometer can be configured to generate an
output voltage at the wiper terminal that is proportional to the
input voltages applied to Terminal A and Terminal B. For
example, connecting Terminal A to 5 V and Terminal B to
ground produces an output voltage at the wiper that can be any
value from 0 V to 5 V. Each LSB of voltage is equal to the
voltage applied across Terminals A–B divided by the 2N position
resolution of the potentiometer divider.
Because AD5231 can also be supplied by dual supplies, the
general equation defining the output voltage at VW with respect
to ground for any given input voltages applied to Terminal A
and Terminal B is
B
AB
W
V
V
D
D
V
+
×
=
1024
)
(
(3)
Equation 3 assumes that VW is buffered so that the effect of
wiper resistance is minimized. Operation of the digital
potentiometer in divider mode results in more accurate
operation over temperature. Here, the output voltage is
dependent on the ratio of the internal resistors and not the
absolute value; therefore, the drift improves to 15 ppm/°C.
There is no voltage polarity restriction between Terminal A,
Terminal B, and Terminal W as long as the terminal voltage
(VTERM) stays within VSS < VTERM < VDD.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com